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Abstract 
The aim of this research programme was to design and develop a novel CMOS 
current conveyor, to improve areas such as bandwidth, slew rate, gain, and Powe- 
Supply Reject Ratio (PSRR). The current conveyor can be used in low frequency 
applications such as LED drivers for mobile phones and televisions, and high 
frequency applications such as mixers for up/down converters used in anything from 
radios to mobile phones. 
The initial part of the research looked into improving the Power Supply Rejection 
Ration (PSRR) of the current follower (mirror) by increasing its output impedance. 
Several types of current mirror were compared using analytical and simulation 
methods, using a new generic low frequency transistor model which was used to 
highlight the differences in impedance between BJT and CMOS current mirrors. It 
was found that the best type of mirror was the regulated cascode current mirror which 
offered the largest value of output impedance when built from CMOS transistors. 
Work then moved onto the voltage follower. By initially using a typical CMOS source 
follower, it was found that the voltage gain suffered from low values 
transconductance, drain/source resistance, and a larger than expected value of source 
resistance, which was extracted from simulation and was found to be around 300- 
350Q. The best design was a two stage un-buffered amplifier which offered the best 
Power Supply Rejection (PSRR) voltage gain and bandwidth. 
Several different types of current conveyor (CCII+) were simulated and the results 
were compared. It was found that the best types of current conveyor were the cascode 
type conveyors which offered a voltage gain error of less than 1%. The regulated 
cascode type current conveyor offered the highest figure of PSRR that of around 
60dB. 
Finally the new cascode type current conveyors were used to build examples of 
current feedback operational amplifiers (CFOAs), and the cascode type CCIl+ offered 
a voltage gain error of less than I%, largest bandwidth and best P SRR. 
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1.1 The current conveyor concept explained 
The first current conveyors were proposed by Smith and Sedra in 1968 [1-1], they 
have a distinct advantage over the commonly used operational amplifier which uses 
voltage feedback, as they are not bandwidth limited in the same way as its voltage 
feedback counterpart i. e. by the necessity of a compensation capacitor which is 
needed for closed loop stability. 
Actually a current conveyor is potentially limited only by the bandwidth of the 
transistors used in the design, and by the architecture of the current conveyor, these 
limitations will be discussed with examples later on in the thesis. 
There are several types of current conveyor the CCI, CCII, CCII+, and CCII-. The 
subtle differences are explained in this section. 
Figure I-1 below shows a black box of a CCIL 
Figure 1-1 : The Black Box version of the CCII 
1-2 
Using Figure I -I the CCI/CCII matrix is shown below: 
iy 0a0 vy 
vx 100 ix 
-iz - -0 
b 0- Lvz- 
i*, v* refer to the currents and voltages respectively at the appropriate named nodes. 
From the matrix above: 
6 a' is the current gain from node Y to node X (iy/ix). 
V is the current gain from node X to node Z (iz/ix). 
The gain of the voltage follower part of the current conveyor is set to unity in this 
matrix. 
The characteristics of the different current conveyors are as follows: 
1) If b>O the current conveyor is a CC+ (for a typical current conveyor this is set to 
unity). 
2) If b<O the current conveyor is a CC- (for a typical current conveyor this is set to 
unity). 
3) If a=1 the circuit is a CCI. 
4) If a=O the circuit is a CCIL 
So for example a CCI+ current conveyor must have the following attributes: 
'b' >0 (most commonly close to unity), and 'a' is also unity. 
And another example would be the CCII+ current conveyor must have the following 
attributes: 
'b' >0 (again most commonly close to unity) and 'a' approximately zero (signifying a 
high input impedance into Node Y of the current conveyor). 
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As the current conveyor is also known as the ideal transistor [1-111, it is a good idea 
to show the relationship between the current conveyor and the 2 types of transistor 
used in this thesis the BJT and the CMOS transistor. 
Rl 
Y 
Rl 
(A) 
z 
x 
Figure 1-2: (A) A simple BJT Amplifier; 
IR 
Y 
F 
(B) 
z 
x 
(B) A simple CMOS Amplifier. 
Figure 1-2 shows two types of amplifier a BJT and a CMOS, the nodes are labelled as 
a CCII would be. A CCI is similar except the input impedance of node Y is much 
lower (equivalent to impedance of the emitter in a BJT or the impedance of the source 
in a CMOS transistor). The '-' and '+' after CCII refers to the direction of the 
Collector current (Ic) in a BJT or the Drain current (1d) in a CMOS transistor; a true 
BJT/CMOS transistor would have the current going into the Collector/Drain 
respectively, the current conveyor equivalent is known as a CCII- where the current 
goes into node Z [1-111, the more common CCII+ [1-81, has the current coming out of 
node Z. this is because they are easier to implement and is much more useful in 
applications. 
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1.2 History of the current conveyor 
The original current conveyor, or CCI, (which can be regarded as an ideal transistor) 
was initially proposed by Smith and Sedra in 1968 [1-11, [1-2], [1-91, Figure 1-3 below 
shows the initial CCI realisation proposed by Smith and Sedra, using BJTs. 
x 
Y 
Figure 1-3: The CCI+ using BJTs 
Looking at Figure 1-3, the current conveyor has 3 nodes (X, Y, Z), these mimic the 
nodes of the base (Y), emitter (X), and the collector (Z) of a BJT; Or in the case of the 
CMOS transistor the gate (Y), source (X), and the drain (Z). Simply transistors QI 
and Q2 and Q3 and Q4 form current mirror pairs and assuming the correct biasing 
(i. e. RI, R2, R3 are matched), and nodes X has the appropriate load then the Voltage 
on X will match Y (An emitter/source follower), Q5 is used to mirror the current from 
Q3 and Q4 to nodes Z (collector/drain). The CCI current conveyor has a voltage gain 
of unity between Y and X and -A between Y and Z where 'A' is the ratio of load on Z 
to that on X. 
The problem with the CCI was even though it approaches an ideal transistor from a 
voltage point of view, it does not to have the high input impedance expected on the Y 
node which mimicked the base of a BJT or the gate of the CMOS transistor. 
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So it was then replaced by a more versatile second generation device in 1970 the CCII 
[1-11, [1-41, [1-5], [1-61. The CCII can be described as a combination of a voltage 
follower and a current follower within the same integrated circuit. Figure 1-4 shows a 
basic block diagram of what the CCII was aiming for. 
Y 
voltal 
current follower 
Figure 1-4: Block Diagram of the CCII 
Figure 1-4 has an ideal voltage follower (with a unity voltage gain) between Y and X 
and a current follower (with a unity current gain) between X and Z [1-31. Y has an 
infinite impedance and the voltage gain between X and Z is the ratio of their load 
impedances. 
In reality it is impossible to achieve the desired impedance levels, but if the design of 
a current conveyor can get as close as possible to the ideal attributes of the current 
conveyor as described in the previous paragraph the better it will work. 
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Figure 1-5 below shows a relatively simple BJT CCII+ current conveyor configured 
as an amplifier. 
Vin 
Figure 1-5: A BJT CCIl+ current conveyor configured as an amplifier. 
Figure 1-5 shows a class A-B BJT current conveyor configured as an amplifier with 
loads RI and R2 and this will be used to explain the operation of the current 
conveyor, and illustrates how it can be used to provide amplification. 
The BJT current conveyor operates in the following way, node X tracks Y as a 
voltage follower (QI, Q2 and Q7, Q8), the current through RI is mirrored to R2 
through the current mirror pairs Q3, Q4 and Q5, Q6; QI and Q2 are used to bias Q7 
and Q8 in the active region when Vy = 0. 
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This type of current conveyor shown in Figure 1-5 does not perform well when 
implemented in CMOS technology due the inherent low trans-conductance (gn) 
values, and lower equivalent Early voltages (VA) compared with that of a BJT device, 
which in turn gives rise to a lower gain on the voltage follower stage of the current 
conveyor. The values of gn andVAare getting even worse with shrinking geometries, 
but as most processes these days prefer to use CMOS primarily for cost reasons, other 
methods have to be looked into to, to improve the output impedance of Z, and the 
voltage follower gain between nodes Y and X. 
There are at present current conveyors available that use an operational trans- 
conductance amplifier (OTA) as the building blocks [1-8]. The main problem with 
these devices is they are bandwidth limited to the gain-bandwidth of the OTA being 
used and hence the full bandwidth potential of the transistors making up the OTA is 
not realised. Other CMOS current conveyors rely on accurate transistor matching to 
work correctly [1-101. 
The applications for the CCII are considerable [1-31, [1-4], especially with present 
day requirements in mobile communications and high speed networking, which rely 
on high gain-bandwidth devices, basically anything that needs an amplifier could 
utilize a current conveyor. The CCII is very versatile and can be used to create a wide 
range of analogue functions from a simple amplifier stage to filters, including the 
much researched Current Feedback Operational Amplifier CFOA [1-71 which uses the 
current conveyor within a closed loop as the main building block. Therefore 
improving the design to give today's designers a better CMOS alternative to 
conventional OTA based CCII which are bandwidth restricted while offering the 
usual features of amplifiers such as good Power Supply Rejection Ratio (PSRR). 
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1.3 Research Aims 
The aim of the research programme was to design a CCII+ current conveyor in 
CMOS with an appropriate gain between the voltage follower nodes Y and X (as 
close as possible to unity), and a high as possible output impedance on node Z, other 
factors such as improving the Power Supply Reject Ratio (PSRR) were also looked at. 
The research program was aimed at an existing foundry process (TSMC 0.18 ýIrn), and 
all simulation data including the CMOS transistor models were produced from this 
design kit. 
The thesis is divided into six chapters, the thesis has been structured in a way to 
describe all the building blocks of the CMOS current conveyor, before putting them 
together to form the full device. Applications of current conveyor are briefly 
described focusing on the Current Feedback Operational Amplifier (CFOA) which 
uses the current conveyor as its major build block. 
Chapter Two deals with the current follower (bi-directional current mirror); analysis 
and comparisons in current gain and output impedance was undertaken for several 
different types of current mirror. The results also compared the effects of output 
impedance of the current mirrors using BJT and CMOS devices. Each design has been 
investigated using Matlab, and the output impedances are plotted for all current 
mirrors analysed. Examples of all the current mirrors were simulated using CMOS 
devices taken from the TSMC 0.18 gm process, and the results were evaluated, giving 
pros and cons for each current mirror. 
Chapter Three deals with the voltage follower part of the current conveyor, again 
using the TSMC 0.18ýtm process CMOS transistors. The chapter begins with the 
source follower which is analysed, simulated and discussed. Improvements to the 
basic source follower are presented and simulated, and then compared with the 
original source follower. 
Chapter Four combines the results in Chapters Two and Three to deliver several 
examples of the new proposed current conveyor, comparing areas such as voltage 
gain between all the nodes in the CCII, Power Supply Rejection Ratio (PSRR), and 
overhead (power supply) issues. The first circuit compared is the CMOS equivalent of 
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the CCII+ shown in Figure 1-5, as this is the easiest circuit to implement and is more 
beneficial to compare with existing BJT design. This chapter also deals with the 
conversion of CCII+ to the CCII-. Although the CCII+ is a more useful device there 
are applications for the CCII-, really anything that needs a common (source/emitter) 
amplifier can use a CCII-, as they tend to have a much higher value of output 
impedance than just the single transistor approach, while offering a better bandwidth 
solution than the basic OTA. 
Chapter Five will briefly go through the some of the applications that the proposed 
CMOS current conveyor can be used for, and will focus on the Current Feedback 
Operational Amplifier (CFOA), concentrating on two specific examples of how 
Current Feedback Operational Amplifier can be implemented, these designs are based 
on the Cascode and Regulated Cascode current conveyors described in Chapter Four. 
Each of the two implementations of the Current Feedback Operational Amplifier were 
simulated and the simulation results were recorded and compared. 
Chapter Six briefly surnmarises the previous chapters and future work is discussed. 
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2.1 Introduction 
This chapter will deal with analysis of the 'Current Follower' which makes up part of 
the Current Conveyor, as explained in Chapter One, section 1.1, 'The Current 
Conveyor Explained'. 
The chapter starts with a brief history of the transistor, to show how the BJT and the 
CMOS transistors have a common background, and will highlight some of their 
similarities and differences. 
In Section 2.3, 'The proposed Generic Transistor Model', will deal with the theory 
and analysis behind the generic transistor model to be used in the analysis of the 
current followers in this chapter. The similarities and differences of the BJT and the 
CMOS transistor are highlighted from a mathematical point of view. 
Section 2.4 deals with several types of current mirrors, with the aim of looking at the 
specific attributes such as output impedance and current gain which are major factors 
in governing the accuracy of the current mirror [2-11. The analysis was undertaken 
using Matlab. 
The results were recorded for both the BJT model and the CMOS model and then 
compared to highlight and identify their significant differences. 
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2.2 A brief history of the transistor 
To explain the reasoning behind the comparison between the BJT and the CMOS 
transistor, it will be useful to explain the history surrounding the transistor. 
The first patent for the transistor were registered in Germany in 1928 by Julius Edgar 
Lilienfeld. In 1934 Gennan physicist Dr. Oskar Heil patented the field-effect 
transistor. It is not clear whether either design was ever built, and this is generally 
considered unlikely [2-21, [2-3]. 
On 22 December 1947 William Shockley, John Bardeen and Walter Brattain 
succeeded in building the first practical point-contact transistor at Bell Labs [2-4] 
shown below in Figure 2-1, The First Point Contact Transistor. This work followed 
from their war-time efforts to produce extremely pure germanium "crystal" mixer 
diodes, used as a frequency mixer element in microwave radar receivers. 
base lead 
Figure 2-1: The First Point Contact transistor ([2-51). 
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The point-contact transistor was commercialized and sold by Western Electric and 
others but was rather quickly superseded by the junction transistor more commonly 
known as the BJT because it was easier to manufacture and more rugged. The original 
designs used germanium [2-51 but have now been superseded by silicon which is 
much easier to manufacturer, has lower temperature dependence and the raw material 
has a virtual unlimited supply. 
The concept of the Field Effect Transistor (FET), of which the CMOS device is part 
of this family, date back before the Point Contact Transistor. Indeed, the aim of the 
original research at Bell Labs was to replace the fragile glass vacuum tube amplifier, 
which could be described as the fore runner to the CMOS transistor. However, due to 
manufacturing processes at the time the BJTs were easier to produce. Only recently 
with the dramatic cost reductions in producing CMOS on silicon and improvements in 
parameters such as transconductance [2-61 has the FET become the replacement to the 
BJT device. 
Even though the BJT and CMOS transistors differ in physical operation, from a small 
signal models point of view, they have similar functional attributes such as 
transconductance, gate/base drain/collector and source/emitter resistance. Effectively 
from a small signal point of view a CMOS transistor can be looked upon as a BJT 
with an infinite 8 or a BJT can be looked upon as a CMOS with a base to emitter 
resistance less than infinity, even though in reality a CMOS device gate to source 
would never have an infinite impedance it would be high enough to assume this is the 
case. 
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2.3 The Generic Transistor Model 
As previously mentioned from a small signal point of view the CMOS device can be 
looked upon as a BJT with infinite 8. This concept will be used later in this chapter 
when comparing the current mirrors attributes. As the CMOS and the BJT share 
similar attributes a model was devised which could be used for both BJT and CMOS 
transistor types. The model is shown below. 
lin 
IALIAk 
Rin Vin 
R,, ut Vout 
T 9MlVin 9M2Vin 
T 
Figure 2-2: New Generic Small Signal Model for both BJT and CMOS FETs. 
From Figure 2-2 the Generic Transistor has an input impedance, two small signal 
current generators, and an output impedance, it is noted that this model does not 
contain the obvious capacitances which would be associated with the BJT and CMOS 
devices as the model is a low frequency model [2-71. These attributes are not needed 
in this analysis for the current mirror as this chapter only deals with the DC and low 
frequency behaviour of the current mirrors being considered. 
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To help with the understanding of the model shown in Figure 2-2, a general graph of 
the current voltage (IV) characteristics of the Generic Transistor model is shown 
below: 
Figure 2-3: Generic Transistor IV Characteristics 
Figure 2-3 shows the IV (Collector/Emitter(BJT)); Drain/Source(CMOS)) transfer 
characteristics of the Generic Model shown in Figure 2-2, Vbias(x) refers to the DC 
bias of the device(Vbefor the BJT and Vgs for the CMOS transistor). 
From Figures 2-2,2-3 the following generic equations can be derived: 
Rin 
=p 
gmi 
V int 
Rol,, - iouto 
(where 1,,,, to is the current at V. ut = OV; This is the inverse of the gradient of the slope 
Shown in Figure 2-3 for the appropriate Vbias). 
From Figure 2-2, taking the two current generators, and the output resistance from 
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Vint = V(intersept) Vout 
equation 
I -: - out (2.3) out 
9M1Vin +gM2Vin +V 
Rot° 
li,, is simply the input voltage(Vin)over the measured small signal resistance (Rin) 
v 
ii, 
R 
i" (2.4) 
in 
Using these above equations and model in Figure 2-2, the small signal models for the 
BJT and CMOS transistors are derived using the model parameter equations shown 
both in Table 2-1 [2-1519[2-161. 
Table 2-1: The Generic Model Equation translation table 
Model CMOS Equation BJT Equation 
Parameter 
Vint Ev 
18 00 
50 to 100 
Rin Rgs Rbe 
lout wpo Cox 
(v -v2 gs th) 
G+AV 
ds 
Vbe Vce 
Re I (I + (Large Signal) 2L Ev 
louto wpocox 
(V V 
gs th 
)2 
Vbe 
Is. e 
V, 
(Large Signal) 2L 
gmI v9s 
IDOW. e vI 
Vbe 
Re -vlt (1 + 
Vce 
L. V, Vt VA 
9M2 WPOCOX 
(Vgs - Vth )(1 +A Vds 
N/A 
L 
Note: 
1) For device equations Vt refers to the thermal voltage, around 26mV at 
300K. 
2) For the CMOS device 'g' refers to the gate; 's' refers to the source; 'd' 
refers to the drain. Vthrefers to the threshold voltage for the device. 
3) For the BJT device 6bl refers to the base; 'e' refers to the emitter; Ic" 
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refers to the collector. 
4) For the CMOS device A refers to the channel modulation parameter. 
5) For the BJT device Ev refers to the Early Voltage. 
6) For the CMOS device DO refers to a process dependant parameter based 
on the source/bulk voltage and the threshold voltage(Vth)- 
From Table 2-1 it can be seen that from a small signal point of view the CMOS and 
BJTs are similar. They both have exponential generators, the BJT does lack the square 
law generator though. They both have an input resistance even though CMOS devices 
has an extremely high value, this value is actually falling as processes are shrinking, 
and in the lower geometries the CMOS device is beginning to behave more like a BJT 
device. The devices also have a similar output resistance independent of their current 
generators, and the method of calculating this resistance from Vint shown in Figure 2- 
3 can be used for both the CMOS and the BJT devices. 
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2.4 Current Mirror Analysis 
As explained in the introduction to this chapter, for the current follower (generally 
built with two current mirrors) to work successfully It must have the ability to copy 
current accurately, and its output impedance must be as high as possible so that the 
output current is equal to the input current irrespective of the value of the load. Ideally 
the output impedance of the current mirror should be infinite meaning that any change 
in voltage on the output would not affect the output current, in reality this is not 
possible, but certain current mirror architectures can be used to increase output 
impedance and hence improve performance. 
This section will look at the architectures of several different current mirrors, 
particularly their relative output impedances, and how changing transistor types from 
BJT to CMOS affects their output impedances. Advantages and disadvantage will be 
discussed and their ability to be used with the new conveyor will be reviewed briefly, 
as this will be discussed in more detail in Chapter Four. 
The following current mirror architectures were compared against the benchmark of 
the simple two transistor current mirror circuits namely the: 
1) Cascode Current Mirror; 
2) Wilson Current Mirror; 
3) Improved Wilson Current Mirror and the 
4) Regulated Cascode Current Mirror. 
The analysis undertaken for each of the current mirrors will be based on the BJT and 
from Table 2-1 it will be assumed that for the CMOS analysis that the, 8 of the 
transistor will be infinite. 
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2.4.1 The Simple Current Mirror 
Figures 2-5a and b below show two implementations of a simple current mirror [2-91 
which will be used for the analysis: 
Vx 
T 
t Vx it 
Figure 2-5a: A BJT simple current mirror. Figure 2-5b: A CMOS simple current mirror. 
From Figures 2-5a and b transistor TI is the input diode connected transistor and the 
current is mirrored to the output via T2, as both transistors share the same base 
voltage (Vx), then if both transistors are identical then the current mirrored at the 
output Iout is to a first approximation the same as lin. 
2.4.1.1 Analysis of Output Impedance 
From Figures 2-5a and b the following equivalent small signal model of the current 
mirror can be drawn, shown in Figure 2-6 below: 
Vx 
Vout 
Figure 2-6: Small Signal Equivalent Model of the Simple Current Mirror. 
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From Figure 2-6 assuming lin is an ideal current source: 
Iin = 0; VX = 0; (AC Small Signal) 
and: 
Iout = 
Vout 
+ gm2. Vx (2.5) rce2 
then From (2.5): 
Iout = 
Vout 
(2.6) 
rce2 
as Vx = 0; 
so from (2.6): 
Rout = 
Vout 
= re2 (2.7) Iout 
Equation (2.7) shows the BJT equivalent output impedance which is simply the 
collector to emitter or drain to source impedance of the output transistor and is not 
affected by the 8 of the transistors. 
Therefore taking equation (2.7) and translating to the CMOS transistor: 
Rout = 
Vout 
= rd, 2 Iout (2.8) 
It can be seen that the impedances for both the BJT and CMOS mirrors have similar 
attributes. As the 8 of the transistor has no effect on the output impedance of the 
devices, it was not necessary to use Matlab in this case. 
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2.4.2 The Cascode Current Mirror 
This circuit technique increases the output impedance of the simple current mirror 
using an extra transistor on the output [2-10]. Considering it is very popular in 
common source amplifier design, as it reduces the Miller effect capacitance on the 
input of the amplifier [2-81, this has the effect of increasing the effective bandwidth. 
This is done by clamping the collector of the input transistor (T2 Figure 2-7a) as close 
as possible to its base voltage, this has the effect of reducing the signal voltage across 
the collector base capacitor, thus increasing bandwidth. Figure 2-7b works in the same 
way. 
Figures 2-7a and b below show two implementations of the cascode current mirror 
which will now be analysed using the generic transistor model described in Section 
2.3: 
it t 
Figure 2-7a: BJT Cascode Current Mirror. Figure 2-7b: CMOS Cascode Current Mirror. 
The cascode current mirrors shown in Figures 2-7a and b, have the same structures as 
the current mirrors in section 2.4.1 'The Simple Current Mirror', except transistor T3 
is added. This is the cascode transistor and is tied to a fixed DC voltage (Vbias), the 
current is mirrored from lin through the diode connected transistor TI to lout through 
transistor T2, and again if both TI and T2 are identical then lin and lout will closely 
match. 
Note that the dimensions of transistor T3 does not affect the output current translation 
of TI and T2. This transistor is deliberately added to increase the output impedance of 
the current mirror, as the analysis in the next section will show. 
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2.4.2.1 Analysis of Output Impedance 
From Figures 2-7a and b the following equivalent small signal model of the mirror 
can be drawn, shown in Figure 2-8 below: 
Vy 
out 
Figure 2-8: Small Signal Equivalent model of the Cascode Current Mirror. 
From Figure 2-8, assuming lin is an ideal current source: 
Iin = 0; VY = 0; (AC small Signal) 
and: 
+ 9M3 r 
VoUt = IoUt(rce3 + 
(9M3 r8 
ce3 (2.9) 
ce2 
+13) 
so: 
Vout 
= ro - 
P3'rce2 (1 + 9M3 r 
Iout it/ 
(rce3 + 
(gM3 r8 
ce3 (2.10) 
ce2 
+, 
3) 
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Equation 2.10 represents the exact value of the output impedance of the cascode 
current mirror using BJT devices. So from equation (2.10) assuming thato3yce2 ý>> rce3 
ý 9M3. rce3 
>>I andgM3. rce2 >> 03 
, the approximate output impedance of the mirror 
using BJTs is: 
A 
*rce2 *gM3 r r1u, z ce3 
9M3 *rce2 
which simplifies to: 
r- (2.12) out 183 *rce2 
Referring to Figure 2-7b: 
A oo (for a CMOS device) 
so: 
r,,, 
t - 
rds2 0+ 9M3 *rds3 (2.13) 
which simplifies to: 
rds2 *gM3 r ds 3 (2.14) 
From Equation (2.12) that for the BJT equivalent, the impedance has increased by a 
factor of 83 compared to that of the simple current mirror, and for the CMOS 
equivalent the impedance has been increased by a factor Of gm3. rds3 (Equation (2.14)). 
This factor can be made high so r,, ut is much higher than rds2. 
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2.4.2.2 Matlab Results 
To give a better idea of how the BJT and CMOS transistor affects the output 
impedance of the cascode current mirrors, a Matlab model was generated using 
Equation (2.10) shown in Section 2.4.2.1. The Matlab scripts for this are shown in the 
Appendices at the end of this chapter. 
Two different Matlab scripts were written with the following objectives: 
1) To show the differences in impedance with BJTs set to a8 of 50, and CMOS 
transistors where the value of 8 was set to 10,000. The transconductance and 
their output impedances were set to the same values for both types of mirrors, 
these values are arbitrary and are shown in the Appendix at the end of this 
chapter. 
2) To show the effects on the output impedance of the current mirror by 
increasing 8 from I to 10,000 i. e. moving from a BJT mirror to a CMOS 
mirror. 
The results from Scriptl are as follows: 
i) BJT cascode current mirror's output impedance (from Equation 2.10): 
r,,,, t = 347KO 
ii) CMOS cascode current mirror's output impedance (from Equation 2.10): 
r,,,, t = 1.0 1MQ 
Now using Scriptl the approximate values of the cascode current mirror are as 
follows: 
iii) BJT cascode current mirror's output impedance (from Equation 2.12): 
r.,, t = 500KO 
iv) CMOS cascode current mirror's output impedance (from Equation 2.14): 
r,, "t =IMQ 
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Now using Script2 as explained previously the 8 of the cascode current mirror was 
increased from I to 101000 the graph (Figure 2-9) below shows changes in the output 
impedance as the value of 8 is increased: 
65 OLApLt resistarce of Cascode K/imx vwt Beta 
11 
V5 
3 
I L--ý' 
lol le id, 16, 
Beta 
Figure 2-9: The effects of a transistors 8 on the output impedance of a Cascode 
Current Mirror. 
Figure 2-9 shows that as 8 increases the output impedance of the current mirror 
increases and limits at about IMQ as 8 approaches 10,000, taking into account that 
the transconductance and output impedance of the transistors match. This impedance 
is equivalent to the Cascode type current mirror, but the base/gate of transistor T3 
does not need extra circuitry to bias it as it is biased by the collector/drain of TI. 
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2.4.3 The Wilson Current Mirror 
This circuit technique is another used to improve the output impedance of the simple 
current mirror using an extra transistor on the output [2-111. This time unlike the 
cascode current mirror, T3 base is connected to the input of the mirror, and as the 
output current increases, it increases the collector/emitter voltage (Figure 2-10a) of 
T2. This reduces the base/emitter voltage of T3, as the base of T3 is fixed, reducing 
the flow of current through T3 and T2 until it reaches approximately lin. Figure 2-1 Ob 
works in the same way. 
Figures 2-10a and b below show two implementations of the Wilson current mirror 
which will be analysed using the generic transistor model described in Section 2.3: 
ut 
TI 
Figure 2-10a: A BJT Wilson Current 
, ut 
Figure 2-10b: A CMOS Wilson Current 
Mirror. Mirror. 
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2.4.3.1 Analysis of output Impedance 
From Figures 2-10a and b the following small signal equivalent circuit of the Wilson 
current mirror can be drawn, shown in Figure 2-11 below: 
Vy 
out 
Figure 2-11: Small Signal Equivalent Model of the Wilson Current Mirror. 
From Figure 2-11 assuming fin is an ideal current source: 
Iin = 0; (AC small Signal) 
so: 
Vout 
--': (r ce3 +Bgx*gm + Bgx) (2.15) --': rout ce3 - gm 3r Iout 3 -BgY'Bgx*r ce3 
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where 
Bgx = 
and: 
')62 *181 
(gm 3 1 *1 2 ., 
83 r6 
I ce2 ce2 
+ 9M2 '181 *) 3 *rce2 
+ gM2. )6, ', 
82.83 r 
+A*182'183 - 9M3 *A*182'rce2 
(BgY 
- 
1)) 
&ry - 
9M3 'rcel - 9Ml *183 *rcel 
A+ 9M3 *rcel 
(2.16) 
(2.17) 
Equation 2.15 represents the exact value of the output impedance of the Wilson 
current mirror using BJT devices. So From (2.15) simplifying the equation the 
approximate output impedance of the mirror using BJTs is: 
rou, Iz 
A 
'rce3 
2 
Referring to Figure 2-1 Ob: 
A) P2 
5A0 Cýo 
so: 
(For a CMOS device) 
(2.18) 
rout -- rds3 + rds2 
(gm3. gml. rdsl. rds3 + gm3. rds3 + 1) 
(gm2. rds2 + 1) 
which simplifies to: 
rou, - 
9M3 
9M2 
(2.20) 
(2.19) 
From Equation (2.18) that for the BJT equivalent, the impedance has increased by a 
factor of 2ý3 compared to that of the simple current mirror, and for the CMOS 2 
equivalent the impedance has been increased by a factor of 'gm3. grnl. rds3/gm2'. If 
all the transistors for a CMOS equivalent Wilson current mirror match then the output 
impedance would match that of the Cascode current mirror. 
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2.4.3.2 Matlab Results 
To give a better idea of how the BJT and CMOS transistor affects the Wilson current 
mirrors' output impedance, a Matlab model was generated using equations 
(2.15,2.16,2.17) shown in section 2.4.3. L The Matlab scripts for this are shown In the 
Appendices at the end of this chapter. 
Two different Matlab scripts were written with the following objectives: 
1) To show the differences in impedance with BJTs set to a8 of 50, and CMOS 
transistors where the value of 8 was set to a very 10,000. The 
transconductance and their output impedances were set to the same values for 
both types of mirrors, these values are arbitrary and are shown in the 
Appendix at the end of this chapter. 
2) To show the effects on the output impedance of the current mirror by 
increasing 8 from I to 10,000 i. e. moving from a BJT mirror to a CMOS 
mirror. 
The results from Scriptl are as follows: 
i) BJT Wilson current mirror's output impedance (from Equation 2.15): 
r,,,, t = 205KQ 
ii) CMOS Wilson current mirror's output impedance (from Equation 2.15): 
r,,. t = 990K Q 
Now using Scriptl the approximate values of the Wilson current mirror are as 
follows: 
iii) BJT Wilson current mirror's output impedance (from Equation 2.18): 
r,,,, t =25 OK Q 
iv) CMOS Wilson current mirror's output impedance (from Equation 2.20): 
r,,,, t = 1.01 MQ 
Now using Scnpt2 as explained previously the 8 of the Wilson current mirror was 
increased from I to 10,000, the graph (Figure 2-12) below shows changes in the 
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output impedance as the value of j8 
is increased: 
x 10 12 
10- 
8- 
4- 
2- 
10 1 10 10 10 4 10 5 10 6 
Beta 
Figure 2-12: The effects of a transistors 8 on the output impedance of a Wilson 
Current Mirror. 
Figure 2-12 shows that as 8 increases the output impedance of the current mirror 
increases and reaches IMQ as 8 approaches infinity, taking into account that the 
transconductance and output impedance of the transistors match. This is the same as 
the Cascode current mirror. 
Output Resistance of Wilson Mirror wrt Beta 
/ 
7 
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2.4.4 The Improved Wilson Current Mirror 
This current mirror is an improved version of the Wilson current mirror [2-12], but 
with the addition of transistor T4 which is diode connected, the current through T4 
will match that of T3, and because of the symmetry of the circuit current through TI, 
will match that at the output of the mirror T2 meaning that lin is more precisely 
matched to lout. 
Figures 2-13a and b below show two implementations of the Improved Wilson current 
mirror which will be used for the analysis: 
I 
'I 
Figure 2-13a: A BJT Improved Wilson 
Current Mirror. 
t 
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I 
I 
t 
Figure 2-13a: A CMOS Improved Wilson 
Current Mirror. 
2.4.4.1 Analysis of Output Impedance 
From Figures 2-13a and b the following equivalent small sIgnal model of the current 
mirror can be drawn, as shown in Figure 2-14 below: 
Vin 
I 
Vy 
out 
Figure 2-14: Small Signal Equivalent model of the Improved Wilson Current 
Mirror. 
From Figure 2-14 assuming lin is an ideal current source: 
Iin = 0; Vin = 0; (AC small Signal) 
so: 
Vout 
= rout =r+ Bx+ 9M3 Bin. By., 83- Bin. 9M Iout ce3 3 Rdl) (2.21) 
where: 
Rdl rc, 1 -, 
8 
(2.22) 
681 + 9M Pr cel'181 + 9MI'r cel 
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Rd4 = 
and: 
Bin = 
r ce4 
(184 + gm4'rce4 '184 
+ 9M4 *rce4 
) 
I 
W3 + 9M3 Rdl) 
9M2 Rdl. r - Bin Rdl. r By = 
e2 '9M3 e2 
(Bin rr- Rdl) *)63 ' ce2 - ce2 
(2.23) 
(2.24) 
(2.25) 
Bx = 
Rdl. Rd4 
(2.26) 
(Rdl + By. Rd4 + gm,. RdlRd4 - Bin. By.. 83 Rd4 - Bin, gM3 Rdl. Rd4) 
Equation 2.21 represents the exact value of the output impedance of the improved 
Wilson current mirror using BJT devices. So from (2.2 1) simplifying the equation, the 
approximate output impedance of the mirror using BJTs is: 
rlut 
A 
'rce3 
2 
Referring to Figure 2-13b: 
A5 A5A5 
184 > oo 
(for a CMOS device) 
so: 
A 
*rdsl 
(1 + 9M3 r 
rout ýý rds3 + 
(gm3. r 8 
ds3 
dsl 
+1 
3) 
(2.28) 
From Equation (2.27), that for the BJT equivalent, the impedance has increased by a 
factor of 83 compared to that of the simple current mirror, and for the CMOS 
equivalent the impedance has been increased by a factor of 'AG+ 
gm, - r", as (9-M3 
*rdsl + 183) 
shown in Equation (2.28). For the BJT equivalent, the output impedance matches that 
of the cascode current mirror. 
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(2.27) 
2.4.4.2 Matlab Results 
To give a better idea of how the BJT and CMOS transistor affects the improved 
Wilson current mirrors' output impedance, a Matlab model was generated using 
Equations (2.21 to 2.26) as shown in Section 2.4.4.1. The Matlab scripts for this are 
shown in the Appendices at the end of this chapter. 
Two different Matlab scripts were written with the following objectives: 
1) To show the differences in impedance with BJTs set to a8 of 50, and CMOS 
transistors where the value of 6 was set to 10,000. The transconductance and 
their output impedances were set to the same values for both types of current 
mirrors, these values are arbitrary and are shown in the appendix at the end of 
this chapter. 
2) To show the effects on the output impedance of the current mirror by 
increasing 8 from I to 10,000 i. e. moving from a BJT current mirror to a 
CMOS current mirror. 
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The results from Scriptl are as follows: 
i) BJT improved Wilson current mirror's output impedance (from Equation 
2.21): 
r,,,, t = 25 5K Q; 
CMOS improved Wilson current mirror's output impedance (from 
Equation 2.21): 
r,, ut = 509KQ. 
Now using Scriptl the approximate values of the Improved Wilson current mirror are 
as follows: 
iii) BJT improved Wilson current mirror's output impedance (from Equation 
2.27): 
r,,,, t =25 OK Q; 
iv) CMOS improved Wilson current mirror's output impedance (from 
Equation 2.28): 
r,,,, t = 494KQ. 
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Now using Script2, as explained previously the 8 of the improved Wilson current 
mirror was increased from I to 10,000 the graph (Figure 2-15) below shows changes 
in the output impedance as the value of 8 is increased: 
X 105 
5.5 r-- 
5 
4 
(I, 
E 
() 
C 
U, 
(°3 a) 
Output Resistance of Improved Wilson Mirror wrt Beta 
4.5 
, 52.5 
0 
2- 
1.5 - 
1 -/ 
0.5- 
10 1 10 2 10 3 10 4 10 5 
Beta 
Figure 2-15: The effects of a transistors 8 on the output impedance of an 
Improved Wilson Current Mirror. 
Figure 2-15 shows that as 8 increases the output impedance of the current mirror 
increases and reaches 494KQ as 8 approaches infinity, taking into account that the 
transconductance and output impedance of the transistors match. This impedance has 
dropped by half compared to that of a cascode or Wilson current mirror. However, 
this type of circuit has the advantage of being more symmetrical than the previous 
current mirrors so current is more precisely copied from input to output. 
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2.4.5 The Regulated Cascode Current Mirror 
The regulated cascode current mirror [2-13]. uses the same building blocks as the 
cascode current mirror shown in Figure 2-7a, except another transistor (T4) is added, 
and is connected to the emitter and base of T3, unlike the cascode current mirror 
which is biased by a fixed voltage, transistor T4 regulates the bias voltage on the base 
of T3 using a fixed bias current through T4's collector/emitter. 
As current lout increases it forces transistor T2 collector/emitter voltage to rise this 
has the effect of increasing the base/emitter of T4, as T4 has a fixed current this forces 
the base of T3 to drop, this has the overall effect of reducing the base/emitter voltage 
of T3, shutting down the current flow through to T2 and constrains lout which 
effectively increases the output impedance. 
For the regulated cascode current mirror to work another fixed current supply above 
that of the input current lin is needed. This lbias current does not have to match the 
input current lin but must be high enough to bias transistors T3 and T4. 
Note: Unlike the Wilson and Improved Wilson current mirrors the input current is not 
part of the feedback path. 
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Figures 2-16a and b below show two implementations of the regulated cascode 
ics: current mirror which will be analysed to obtain its main characteristi 
I 
Figure 2-16a: A BJT Regulated Cascode 
I 
Figure 2-16b: A CMOS Regulated Cascode 
Current Mirror. Current Mirror. 
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2.4.5.1 Analysis of Output Impedance 
From Figures 2-16a and b the following equivalent small signal model of the current 
mirror can be drawn, shown in Figure 2-17 below: 
:, m3(Vz-Vy) 
Vy 
Vx 
gm2Vx 
Figure 2-17: Small Signal Equivalent Model of the Regulated Cascode Current 
Mirror. 
From Figure 2-17 assuming Iin is an ideal current source: 
Iin = 0; Vx = 0; (AC small Signal) 
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Then: 
Vout 
rr+ B2-v - gM3'BgZ'Bgy'rce3 + gm (2.29) out ce3 3 BgY. r Iout ce3 
where: 
Bgy = 
rce2 V84 *J63 
m Bz rm6r8mr (184', 83 -93*9 '184 * ce2 +93 *j 4' ce2 +13 *9 4* ce2 
Bp, z - 
gm3'rce4 - 9M4 
(2.31) 
C11- 9M3 r 
ce4 
+13 
(2.30) 
Equation 2.29 represents the exact value of the output impedance of the regulated 
cascode current mirror using BJT devices. So From (2.29) simplifying the equation 
the approximate output impedance of the current mirror using BJTs is: 
r.,, ýý A *rce3 (2.32) 
Referring to Figure 2-16b: 
A ý, B 8> oo (For a CMOS device) 25183ý, 4 
So: 
r,,, t - 
9M3 *gM4'rce4 *rce2 *rce3 (2.33) 
From equation (2.32) that for the BJT equivalent the impedance has increased by a 
factor of, 83 . The 
CMOS equivalent impedance has been increased by a factor of 
6 gin3. gm4. rce4. rce3' shown in equation (2.33). 
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2.4.5.2 Matlab Results 
To give a better idea of how the BJT and CMOS transistor affects the regulated 
cascode current mirrors' output impedance, a Matlab model was designed using 
equations (2.29 to 2.3 1) shown in Section 2.4.5.1. The scripts for this are shown in the 
Appendices at the end of this chapter. 
But two scripts were written: 
1) To Show the differences in impedance with BJTs set to a8 of 50, and CMOS 
transistors where the value of 8 was set to 10,000. The transconductance and 
their output impedances were set to the same values for both types of current 
mirrors, these values are arbitrary and are shown in the Appendix at the end of 
this chapter. 
2) To show the effects on the output impedance of the current mirror, by 
increasing 8 from I to 1,000,000 ie. moving from a BJT current mirror to a 
CMOS current mirror. This is higher than the other versions of the current 
mirror analysis, this is because the output impedance of the regulated cascode 
current mirror is more sensitive to the smaller values of 8. 
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The results from Scriptl are as follows: 
BJT regulated cascode current mirror's output impedance (from Equation 
2.29): 
r,,,,, = 488Kf2 
ii) CMOS regulated cascode current mirror's output impedance (from 
Equation 2.32): 
r,,,,, = 99.8M Q 
Now using Scriptl the approximate values of the regulated cascode current mirror are 
as follows: 
iii) BJT regulated cascode current mirror's output impedance (from Equation 
2.29): 
r,,,, t =5 OOK 0 
iv) CMOS regulated cascode current mirror's output impedance (from 
Equation 2.33): 
r,,,, t =I OOM Q 
Clearly the regulated cascode current mirror does not offer any improvement in output 
for the BJT circuit. However, the CMOS realization is significantly better. 
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Now using Script2 as explained previously the 8 of the regulated cascode current 
mirror was increased from I to 1,000,000 the graph (Figure 2-18) below shows 
changes in the output impedance as the value of 8 is increased: 
OLtpLt resistance of Ragdated Casoode Mirror vwt Beta x 16 12 r-- 
10 
8 
2 
Figure 2-18: The effects of a transistors 8 on the output impedance of a 
Regulated Cascode Current Mirror. 
Figure 2-18 shows that as 8 is increased the output impedance of the current mirror 
increases, reaching IOOMQ as 8 approaches infinity, taking into account that the 
transconductance and output impedance of the transistors match. This is a 100 times 
increase in impedance on the Cascode and Wilson mirror if implemented in CMOS. 
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lol lcý 1cp lcý 16' 1cp 
Beta 
2.5 Simulation of Current Mirrors using CMOS devices 
As the aim of this research is to design a current conveyor using CMOS transistors. 
Many of the simulations were undertaken on all the current mirrors analysed in 
Section 2.4. These simulations used the models from the TSMC 0-18prn process [2- 
141. To give a fair comparison of all the current mirror architectures, all transistors in 
the design were identical in their dimensions were that of- 
Width = 20[tm 
Length = 0.18 pm 
All test circuits used an input current of ImA and an output voltage of 1.8V, these 
figures were taken from a high frequency transceiver ImA being the source reference 
current. 
2.5.1 A Simple Current Mirror 
1.8V 
T 
Figure 2-19: The test circuit for the simple current mirror. 
Figure 2-19 shows the test circuit used to measure the current mirror accuracy and the 
output impedance of the current mirror. From this the following results were obtained: 
1) Input current (DQ =I mA (from ideal source) 
2) Output current (DC) = 1.6mA. 
3) Output impedance = 2.07K Q (dropping to 1.42K Q@ 316MHz) 
Note: This was used to bench mark the rest of the current mirrors that were tested. 
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2.5.2 The Cascode Current Mirror 
1.8V 
Figure 2-20: The test circuit for the cascode current mirror. 
Figure 2-20 shows the test circuit used to measure the current mirror accuracy and the 
output impedance of the cascode current mirror. 
From this the following results were obtained: 
1) Input current (DC) = ImA (from ideal source) 
2) Output current (DC) = 1.05mA. 
3) Output impedance= 129K Q (dropping to I OOK Q@4.5MHz) 
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2.5.3 The Wilson Current Mirror 
1.8V 
I 
Figure 2-21: The test circuit for the Wilson current mirror. 
Figure 2-21 shows the test circuit used to measure the current mirror accuracy and the 
output impedance of the Wilson current mirror. 
From this the following results were obtained: 
1) Input current (DC) = ImA (from ideal source) 
2) Output current (DC) = 0.775mA. 
3) Output impedance = 13 OK Q (dropping to I OOK Q@4.45MHz) 
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2.5.4 The Improved Wilson Current Mirror 
T 
1.8V 
I 
Figure 2-22: The test circuit for the improved Wilson current mirror. 
Figure 2-22 shows the test circuit used to measure the current mirror accuracy and the 
output impedance of the improved Wilson current mirror. 
From this the following results were obtained: 
1) Input current (DC) =I mA (from ideal source) 
2) Output current (DC) = lmA. 
3) Output impedance = 93.8K Q dropping to 50K Q@ 10.9MHz) 
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2.5.5 The Regulated Cascode Current Mirror 
1.8v 
I 
Figure 2-22: The test circuit for the regulated cascode current mirror. 
Figure 2-22 shows the test circuit used to measure the current mirror accuracy and the 
output impedance of the regulated cascode current mirror. 
From this the following results were obtained: 
1) Input current (DQ =I mA (from ideal source) 
2) Output current (DC) = 0.993mA. 
3) Output impedance = 1.49M 0 (dropping to IMQ@ 758KHz) 
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2.6 Review of Results 
To help summarise the results the following table below was drawn up based on all 
the transistors having the same gm, and rds/r, eparameters. 
Table 2-2: Summary of the characteristics of the current mirror (partl) 
Simple 
Mirror 
Cascode 
Mirror 
Wilson 
Mirror 
BJT Equation rce 8. ree 8. rce/2 
CNIOS Equation rds gm. rdS2 gm. rdS2 
Matlab: BJT results N/A 500K Q 250K Q 
Matlab: CNIOS results N/A IMQ 1MQ 
Spice: CNIOS results 1.42k Q 129K Q 130KQ 
Spice: The current seen 
at the output as a% of 
the input. 
160 105 77.5 
Table 2-3: Summary of the characteristics of the current mirror (part2) 
Improved Regulated 
Wilson Mirror Cascode 
Mirror 
ý BJT Equation )6 rce/2 1 )6 rce 
CMOS Equation gm. rds' gm. rds' 
Matlab: BJT results 250K Q 500K Q 
Matlab: CMOS results 494KQ loom Q 
Spice: CMOS results 93.8K Q 1.49M Q 
Spice: The current seen 100 99.3 
at the output as a% of 
the input. 
Tables 2-2 and 2-3 shows the relative characteristics of the five current mirrors 
studied simplifying comparisons made in this chapter. 
Firstly it can be noted that using CMOS devices can improve the output impedance 
dramatically by using these architectures, where BJT devices can only improve their 
output impedance by a factor of 8. 
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As can be seen from Table 2-2 and Table 2-3 the regulated cascode current mirror 
exhibits the highest value of output impedance by a factor of over 100 times the 
closest rival. 
Also to note is the DC copying capability of the current mirrors, and this shows up the 
need to improve the output impedance of the current mirror, as the simple current 
mirror had copied 160% of the original input current due to the extra current through 
the Drain/Source resistance of the output transistor of the current mirror. The cascode 
current mirror had improved this figure to only 105% of the input current, and the 
Improved Wilson and regulated cascode current mirror had got this figure close to the 
desired 100% of the input current. Only the Wilson current mirror suffered with only 
copying 77.5% of the input current, this was due to the fact that the input transistor to 
the current mirror was not diode connected and the input current was then split 
between the Drain/Source resistance and its DC current generator, as only the DC 
current generator is copied, 22.5% of the current (in this example) was lost through its 
Drain/Source resistance and was not copied to the output of the current mirror. This 
high percentage loss in the accuracy of the Wilson current mirror was due to the 
channel modulation effect of the CMOS transistors used in the simulation. 
Another factor to take into account is the bandwidth of each of the current mirrors, 
this will be explained in more detail in Chapter Four, but because each transistor is 
limited (due to process) by its Gate/Source, Gate/Drain capacitance its inherent 
bandwidth is limited by its output impedance (equivalent to a RC low pass network), 
in simple terms as the output impedance of the current mirror increases its bandwidth 
drops, so for a high bandwidth current mirror then the best type would be a simple 
current mirror and for a low bandwidth high accurate current mirror a regulated 
cascode current mirror would be best. In reality a compromise would have to be 
made. 
To summarize when choosing a current mirror for a current conveyor it is important 
to take into account its application. For example a high bandwidth conveyor may use 
a simple current mirror as its follower, but an audio application would use a regulated 
cascode current follower which is less susceptible to noise on the power supply, but 
does not have a high bandwidth requirement. 
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(APP 2-1) Detail Analysis of Current Mirrors. 
(APP 2.1.1) The Cascode Current Mirror. 
vi 
out 
Figure AP. 2.1 The cascode current mirror small signal model 
Ii, -0 (For AC small Signal); 
so: 
Iout + 'b3 = 9M2 + 
Jýl 
rce2 
I 
-vout -- 
vx 
v (APP-1) Out gM3' x rce3 
and: 
I- 
out 
gm 
out *rce3 
v 
Vx (1 + gM3'rce3 Vout - 
Vx 
- 
Iout'rce3 
Vold 
- 
Iout 
(APP-2) 
(I + gm3. r 
ce3 
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looking at transistor M2: 
Iout + 'b3 9M2 +V x 
y 
rce2 
gm3'v 
+xx 
oil/ 9M2 
+ 
y rce2 
re-arranging: 
9M2 *)63 *rce2 
Iout')63 
*rce2 - gm3'rce2 *v -6 x 3*v x 
V Iout + 
Vx (gM3'rce2 +A ) 
y (APP-3) 
gm2. )63 'rce2 
from (APP-3): 
x 
(gm3, r Vy gM2. )63 r Iout *)63 r ce2 ce2 
+v 
ce2 
+1 
3) 
Iout +v8 y3 V, 
(gm3, r 8 
ce2 
ce2 
+13) 
let Vy=O (AC: As It comes from an ideal source. ) 
so: 
out *, 
83 
'rce2 
9mr8 3* ce2 
+, 
3) 
from (APP-2), (APP-4) 
Vmit 
- 
Iotit 
'rce3 
Iorit 
*ß3 *rce2 
(1 + 9M3 (9m3 r 
ce2 
+ ß3 
ß3'rce2 (1 + 9M3 r Vo` 
= Rolgt --': rce3 + 
ce3 
iollt (9m3 
*r ce2 
+ ß3 
(APP-4) 
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(APP 2.1.2) The Wilson Current Mirror. 
VY 
7 
out 
Figure AP. 2.2 The Wilson Current Mirror small signal model 
(V v iout --,: gm, (V, - V, + out y (APP-5) rce3 
v 
, 
in 
+ 43 y+ 9MI + 43 (APP-6) 
rcel 
43 + 
out 
:- Ix + gM2'Vx +' 
V, 
(APP-7) 
rce2 
9M2 *v Ix +Ax (APP-8) 
from (APP-6) ln=O (AC small Signal) 
VY 
+ gmi -'b3 (APP-9) 
rcel 
and: 
vv (APP-10) 'b3 -)Y3 ý--: gm 3yx 
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from (APP-9) and (APP-10) 
VY 
+ gm, 
9M3 9M3'ýý 
rcel AA 
re-arranging: 
9M3 *rcel - gMl'fl3'rcel ). V 
(A + 9M3 *rcel 
) 
let Bgy 
9M3 *rcel - 9MI '183 *rcel 
('83 + 9M3 *r cel) 
so: 
Vy = Bgy. Vx (APP-11) 
from (APP- 10) and (APP- 11) 
gm, (V, - V, ) lb3 =- 
183 
'b3 = 
gM3*Vx(BgY - 1) 
183 
(APP-12) 
from (APP-7), (APP-8), (APP-12) 
9M3 F (Bgy - 1) +v +I --, x+x Out ': A+ 
9M2 *v 
rce2 
re-arranging: 
Týl = 
A. A 
*A'rce2 
-. 
I 
(mrrm66r 9123* 
ce2 
+ 9M2 *181 *)63 * ce2 
+92 
*A*) 2 *j 3* ce2 
oll 
+A*)62 *)6 m8- 
1)) 3 -9 3'A"' 2 *rce2(Bgy 
A 
'182 )6, r let Bgx -- (9mI 
., 
82 
, 
83'r 
ce2 
ce2 ce2 
+ gm2. A., 83. r 2 *A*182 *, 3r ce2 
+9m 8 
+A"82 V83 - gm 3 
(Bgy 
- 1)) 
so: 
V= Bgx. I,,,,, (APP-13) 
x 
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from (APP- I 3), (APP- I 2), (APP-5) 
, 
out ý- 9MJBgy. 
fý - V, ) + 
(Vout - Tý) 
rce3 
re-arranging: 
Vou' 
= Rout = rce3 + 9m Bgy. Bgx'rce3 +Bgx*gm ce3 +eC 33r I 
out 
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(APP 2.1.3) The Improved Wilson Current Mirror. 
Vin 
VY 
out 
Figure AP. 2.3 The Improved Wilson Current Mirror Small Signal Model 
v 
-V 
'b3 = 
in y 
Rdl 
(APP-14) 
where: 
Rdl = 
rcel 
cel +gml*r (181 + 9ml r cel 
also: 
I 
V'rtt--- VX 
+ gm in -v Out 3 
(v 
x 
rce3 
-v3r x 
Iout 
in - 
Jýlr + gm 
ce3 *v - 
gm in 3 
and: 
Id4 = ioul + 'b3 - 42 
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(APP-14a) 
(APP-15) 
(APP-16) 
from (APP-14a) 
Tý - Jý. in gm, (Vin 
Rdl 
183 
ký + 9MPRdl. ký Vin 
=- 
Rdl 183 + 9M3 
let: Vi,, = Bin(V,., 63 + 9M3 Rdl. V -17) (APP 
where: 
Bin =1 A+ 9M3 Rdl 
also: 
vy 
+ 9M2 *Vx = -43 (APP-18) 
rce2 
ftom (APP- I 4), (APP- 18) 
VY - Vil- 
= 
VY 
v 
Rdl r 
+gm2* 
x 
, e2 
re-arranging and substituting (APP- 17) into (APP- I 4), (APP- 18) 
9M2 Rdl. r - Bin. gM3 Rdl. r VY =( e2 e2 )-V, 
Bin., 83 r- Rdl ce2 
let: 
D- 
9M2 Rdl. r - Bin , e2 *gM3 Rdl. r 
-Dy Bin., 83. r - re2 - Rdl 
e2 
, e2 
so: 
V= By. V 
yx 
from (APP- 16) 
ýv : --": 
Vout + 43 - 'b2)Rd4 
where 
Rd4 = 
re4 
'184 
(J#4 + 9M4 
*rce4A 
+ 9M4 "ýe4 
(APP-19) 
(APP-20) 
(APP-20a) 
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substituting (APP- I 6), (APP- 17) into (APP-20) 
Bin. By., 83. V,, 
++ Bin*gm x gm 
V, = (I. 3*v 2 Vx)Rd4 Rdl Rdl 
re-arranging: 
Iout *Rd I. Rd4 VX = (Rdl + By. Rd4+ 9M2 Rdl. Rd4 - Bin. By., 83. Rd4 - Bin. gM3 Rdl. Rd4) 
let: 
Bx = (Rdl + By. Rd4 + gm 
Rdl. Rd4 
3 Rdl Rd 4) 2. Rdl. Rd4 - Bin. By., 83 Rd4 - Bin. 9m 
so: 
Iout. Bx (APP-21) 
from (APP-15), (APP-20), (APP-21) 
, 
out *rce3 
= Vout - out 'BX 
+ 9M3 
Bin. Bx. gM3 Rdl. Iout)- gM3'BX*rce3 *, out 
re-affanging: 
Vol't 
= Rol, =r+ Bx+ 9M3 r- Bin. By., 83- Bin. 9m iout e3 e3 Bx(l 3 Rdl) 
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(APP 2.1.4) The Regulated Cascode Current Mirror. 
VY 
vx 
9M2Vx 
Figure AP. 2.4 The regulated cascode current mirror small signal model 
v+ 9M2 *vx (APP-22) , in '+ 9MI 'V, + 
rc, IA 
/32 
I =i 
v 
b3 
+z+ gm4'v (APP-23) 
xy rce 4 
12 = Iout + 43 - ib4 (APP-24) 
v 
y+ gm2'v (APP-25) 12 =x 
rce2 
vout - VV mv (APP-25a) iout :- +9 3(V-- Y) 
rce3 
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assuming an ideal current source: 
I =--O vx = in 5x 
also 
'bl = 'b2 =0 as Pý = 
from (APP-22), (APP-23) 
9M 9M3 *Vy 03v+V, 
183 
+gM4* 
y rce4 
re-arranging 
9M3 *rce4 - gM4')83 *rce4 ). V V, 
9M3'rce4 + fl3 y 
let Tý = Bgz. Vy (APP-26) 
where: 
Bg, z - 
9M3 gm4')63'rce4 
9M3 *rce4 
+ 
from (APP-24), (APP-25) 
vy 
Out 
+ 
9M 3 
(Vz 
- 
vy 9M 4'vy 
rce 2AA 
substituting in (APP-26) and re-aiTanging 
VY = 
rce2 A *184 ", out 
4r84. r 9M3 *Bgz')q ce2 
+ 9M3 +1 3'9M ce2 
let V, = Bgy. Iý,,, (APP-27) 
where: 
r Bgy = /34 9M3 Bgz, )64 r 
ce2 *)63 *184 
ce2 
+ 9m3'J64 *rce2 + 183'gm4 *rce2 
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from (APP-25a), (APP-26), (APP-27) 
iout Z:: 
Týut - Bgy. lout + 9M3 (BgZ'Bgy*, 
Out - 
Bgy*IOItt) 
rce3 
so: 
Vol' 
- Rout - rce3+ Bqv - 9M3 *BgZ*Bgy'rce3 
+ gm r 
iout -1 
3 *Bgy' ce3 
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(APP 2.2) The MATLAB Source Files. 
(APP 2.2-1) The Cascode Current Mirror. 
%Wilson Current Mirror output impedance calculator 
%Please refer to Wilson current mirror document. 
I 6Set up plots for graph 
plot_decade = 10; % Define first Beta point 
plot_points_per 
- 
dec = 20 % points per decade 
plot_step = 0; % Reset for first plot point 
max-beta = 10000 To maximum beta value 
O-oSet up Results matrix 
%with first value 
index =1 
Winitialise 
%Beta 
- 
First 
- 
Point plot_decade 
Beta_First-Point 50 
Beta_Point = plot_decade 
while (Beta 
- 
Point <= max-beta) 
Update new Beta 
if (plot_step == 0) plot first point 
Beta 
- 
Point plot-decade; 
plot-step plot_step + 1; 
elseif (plot_step < plot_points_per_dec) 
% Avoid calculating below the decade plot point 
if (plot_step*((l/plot_points_per_dec)*plot_decade*10) <= 
plot_decade) 
plot_step = plot_step + round(plot_points_per_dec/10); 
end 
Beta 
- 
Point plot_step*((l/plot_points_per_dec)*plot_decade*10); 
plot-step plot_step + 1; 
else 
plot 
- 
decade = plot-decade*10; jump to next decade 
plot_step, 1, 
Beta_Point plot_decade; 
end 
96Transconductance 
gml = lOe-3; %A/V; 
gm2 = lOe-3; OiA/V; 
gm3 = lOe-3; %A/V; 
%Beta VAlues 
Bi = Beta Point 
B2 = Beta Point; 
B3 = Beta_Point; 
%rds/rce values 
rcel = 10e3; %Ohms 
rce2 = 10e3; %Ohms 
rce3 = 10e3; %Ohms 
%ýOutput inpedence 
Absolute_Rout = rce3 + (B3*rce2*(l+(gm3*rce3))/((gm3*rce2)+B3)) 
%Store Results 
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results(index, l) = Beta Point; 
results(index, 2) = Absolute_Rout; 
index index + 1; 
end Simulation end 
%plot results 
semilogx(results(:, l), results(:, 2), '-') 
Xlabel PBeta') 
YLabel ('Output Resistance (ohms)') 
title (, Output resistance of Cascode Mirror wrt Beta') 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta_First_Point: max_betal results with lines 
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(APP 2.2.2) The Wilson Current Mirror. 
%Wilson Current Mirror output impedance calculator 
%Please refer to Wilson current mirror document. 
I kSet up plots for graph 
plot_decade = 10; 06 
plot_points_per 
- 
dec = 20 
plot_step = 0; % 
max-beta = 10000 101 
%Set up Results matrix 
%with first value 
index =1 
Define first Beta point 
% points per decade 
Reset for first plot point 
To maximum beta value 
kinitialise 
Beta_First-Point = plot-decade 
Beta_Point = plot_decade 
while (Beta 
- 
Point <= max-beta) 
Update new Beta 
if (plot_step == 0) plot first point 
Beta 
- 
Point plot decade; 
plot_step plot_step + 1; 
elseif (plot_step < plot_points_per_dec) 
% Avoid calculating below the decade plot point 
if (plot_step*((l/plot_points_per_dec)*plot_decade*lo) 
plot_decade) 
plot_step plot_step + round(plot_points_per_dec/10); 
end 
Beta 
- 
Point plot_step*((l/plot_points_per_dec)*plot-decade*10); 
plot_step plot_step + 1; 
else 
plot 
- 
decade = plot-decade*10; jump to next decade 
plot_step 1, 
Beta_Point plot_decade; 
end 
*-. Transconductance 
gml = lOe-3; %A/V; 
gm2 = lOe-3; OWA/V; 
gm3 = lOe-3; %A/V; 
F6Beta VAlues 
Bi = Beta Point 
B2 = Beta Point; 
B3 = Beta_Point; 
'-. rds/rce values 
rcel = 10e3; %Ohms 
rce2 = 10e3; %Ohms 
rce3 = 10e3; %Ohms 
%Intermidiate values 
Wy = Bgy. VX 
Bgy = ((gm3*rcel)-(gml*B3*rcel))/(B3+(gm3*rcel)); 
96Vx = Bgx. io 
BgxVy = gm3*Bl*B2*rce2*(Bgy-1); 
A 
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Bgx = 
(Bl*B2*B3*rce2)/((gml*B2*B3*rce2)+(gm2*Bl*B3*rce2)+(gm2*Bl*B2*B3*rce2 
)+(Bl*B2*B3)-BgxVy); 
0 k0utput inpedence 
Absolute_Rout = rce3 - (gm3*Bgy*Bgx*rce3) + (Bgx*gm3*rce3) + Bgx 
%Store Results 
results(index, l) = Beta Point; 
results(index, 2) = Absolute_Rout; 
index = index + 1; 
end %ý Simulation end 
%plot results 
semilogx(results(:, l), results(:, 2), '-') 
Xlabel ('Beta') 
YLabel POutput Resistance (ohms), ) 
title (, output resistance of Wilson Mirror wrt Beta, ) 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta-First_Point: max_betal results with lines 
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(APP 2.2.3) The Improved Wilson Current Mirror. 
%Wilson Current Mirror output impedance calculator 
%Please refer to Wilson current mirror document. 
I kSet up plots for graph 
plot_decade = 10; 06 
plot_points_per 
- 
dec = 20 
plot_step = 0; 06 
max-beta = 10000 06 
%Set up Results matrix 
%with first value 
index =1 
Define first Beta point 
*-. points per decade 
Reset for first plot point 
To maximum beta value 
kinitialise 
Beta_First-Point = plot-decade 
Beta_Point = plot_decade 
while (Beta 
- 
Point <= max_beta) 
Update new Beta 
if (plot_step == 0) plot first point 
Beta 
- 
Point plot-decade; 
plot_step plot_step + 1; 
elseif (plot_step < plot_points_per_dec) 
% Avoid calculating below the decade plot point 
if (plot_step*((l/plot_points_per_dec)*plot_decade*10) <= 
plot_decade) 
plot_step = plot_step + round(plot_points_per_dec/10); 
end 
Beta 
- 
Point plot_step*((l/plot_points_per_dec)*plot-decade*10); 
plot-step plot_step + 1; 
else 
plot 
- 
decade = plot-decade*10; jump to next decade 
plot_step 1, 
Beta_Point plot_decade; 
end 
! kTransconductance 
gml = lOe-3; %A/V; 
gm2 = lOe-3; %A/V; 
gm3 = lOe-3; %A/V; 
gm4 = lOe-3; %A/V; 
? kBeta VAlues 
Bl = Beta Point 
B2 = Beta Point; 
B3 = Beta Point; 
B4 = Beta_ Point; 
%rds/rce values 
rcel = 10e3; %Ohms 
rce2 = 10e3; %Ohms 
rce3 = 10e3; %Ohms 
rce4 = i0e3; %Ohms 
%Intermidiate values 
%; Diode Equations 
rdl=rcel*Bl/(Bl+(gml*rcel*Bl)+(gml*rcel)) 
rd4=rce4*B4/(B4+(gm4*rce4*B4)+(gm4*rce4)) 
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%Bin 
Bin = 1/(B3+(gm3*rdl)) 
I kBgy 
Bgy = ((gm2*rdl*rce2)-(Bin*gm3*rdl*rce2))/((Bin*B3*rce2)-rce2-rdl) 
%Bgx 
Bgx= (rdl*rd4)/(rdl+(Bgy*rd4)+(gm2*rdl*rd4)-(Bin*Bgy*B3*rd4)- 
(Bin*gm3*rdl*rd4)) 
%Output inpedence 
Absolute 
- 
Rout = rce3 + Bgx + (gm3*rce3*Bgx*(l-(Bin*Bgy*B3)- 
(Bin*gm3*rdl))) 
0 kStore Results 
results(index, l) = Beta Point; 
results(index, 2) = Absolute_Rout; 
index = index + 1; 
end 96 Simulation end 
%plot results 
semilogx(results(:, l), results(:, 2), '-') 
Xlabel ('Beta') 
YLabel ('Output Resistance (ohms)') 
title POutput resistance of Improved Wilson Mirror wrt Beta') 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta_First-Point: max-betal results with lines 
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(APP 2.2.4) The Regulated Cascode Current Mirror. 
%Regulated Cascode Current Mirror output impedance calculator 
%Please refer to Wilson current mirror document. 
0 6Set up plots for graph 
plot_decade = 10; 1-16 
plot_points_per 
- 
dec = 20 
plot_step = 0; 1-16 
max-beta = 1000000 
0 6Set up Results matrix 
%with first value 
index =1 
Define first Beta point 
% points per decade 
Reset for first plot point 
To maximum beta value 
%initialise 
Beta_First-Point = plot-decade 
Beta_Point = plot_decade 
while (Beta 
- 
Point <= max_beta) 
update new Beta 
if (plot_step == 0) % plot first point 
Beta 
- 
Point plot-decade; 
plot-step plot_step + 1; 
elseif (plot_step < plot_points_per_dec) 
% Avoid calculating below the decade plot point 
if (plot_step*((l/plot_points_per_dec)*plot_decade*10) <= 
plot_decade) 
plot_step, = plot_step + round(plot_points_per_dec/10); 
end 
Beta 
- 
Point plot_step*((l/plot_points_per_dec)*plot-decade*10); 
plot-step plot_step + 1; 
else 
plot 
- 
decade = plot-decade*10; jump to next decade 
plot_step 1, 
Beta_Point plot_decade; 
end 
%Transconductance 
gml = lOe-3; %A/V 
gm2 = lOe-3; %A/V 
gm3 = lOe-3; %A/V 
gm4 = lOe-3; %A/V 
? 6Beta VAlues 
Bl = Beta Point; 
B2 = Beta Point; 
B3 = Beta Point; 
B4 = Beta_ Point; 
96rds/rce values 
rcel = 10e3; %Ohms- 
rce2 = 10e3; %Ohms 
rce3 = 10e3; %Ohms 
rce4 = 10e3; %Ohms 
5kTnt-P'rmidiate values 
%Vy = Bgz. Vy 
Bgz = ((gm3*rce4) 
? 6VY = BgY-10 
-(gm4*B3*rce4))/((gm3*rce4) + B3); 
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Bgy = (rce2*B4*B3)/((B3*B4) - (gm3*Bgz*B4*rce2) + (gm3*B4*rce2) + 
(B3*gm4*rce2)); 
0 60utput inpedence 
Absolute_Rout = rce3 + Bgy - (gm3*Bgz*Bgy*rce3) + (gm3*Bgy*rce3) 
%Store Results 
results(index, l) = Beta Point; 
results(index, 2) = Absolute_Rout; 
index = index + 1; 
end 96 Simulation end 
%plat results 
semilogx(results(:, l), results(:, 2), '-') 
Xlabel PBeta') 
YLabel POutput Resistance (ohms)') 
title (, Output resistance of Regulated Cascode Mirror wrt Beta, ) 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta_First_Point: max_betal results with lines 
2-63 
CHAPTER 3 
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3.1 Introduction. 
The source follower is an integral part of the current conveyor design, and is 
effectively the Y to X node section of the current conveyor as per Figure 1-3 (Chapter 
One). For the current conveyor to work properly [3-11 the gain from Y (input) to X 
the output must be as close as possible to unity. This was easier to achieve with the 
original BJT designs [3-21 as BJTs have a much higher gin than their CMOS 
counterparts. 
Therefore an accurate source follower is difficult to design using CMOS transistors 
due to their inherent low gin values compared with BJT equivalents, and so a 
nonconventional follower had to be designed to give a gain close to unity, as the gain 
of a simple common drain follower is much less than unity, for reasons which will be 
shown later on in this chapter. 
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This chapter will deal voltage follower which makes up part of the Current Conveyor, 
as explained in Chapter One, section I-1, 'The Current Conveyor Explained'. 
The chapter starts by looking at the advantages and disadvantages of a typical source 
follower, and expands the analysis by looking at the effects of source resistance on the 
gain of the source follower. This chapter then moves onto introducing current 
solutions of voltage followers that are used in CMOS devices to date. Finally the 
chapter will introduce the proposed voltage follower used in the new CMOS current 
conveyor. 
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3-2 The CMOS source follower gain analysis and problems. 
To see what type of gain could be obtained from a source follower, the following 
analysis was perfon-ned. The diagram below shows a typical source follower using a 
CMOS device. Virtually the same analysis could be used on the BJT equivalent. 
6 
Vin 
Small Signal 
Source 
VQ 
Vout 
Figure 3-1: Typical source follower using CMOS device. 
From this a low frequency small signal model can be drawn as shown below: 
Vin ýPI(Vin-Vout) rds I 
irds I 
iRL F 
RL 
Vout 
T- 
Figure 3-2: Low frequency small signal equivalent model of the source follower. 
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VDD 
From Figure 3-2 the following equation can be derived for the low frequency voltage 
gain of this simple source follower circuit, 
Av 
+ 
(9L 
I+ 
gdsl) 
gmi 
9L + gdsl 
gmi 
(3.1) 
where Av is the voltage gain, 9L conductance of the load resistor RL, gd, j is the 
drain/source conductance of the CMOS device MI, and gm, is the transconductance 
of the device MI. 
From Equation 3.1 the following are needed for a good voltage follower; firstly the 
valueOf 9dsI must be as small as possible so that gdsl << 9L i. e. drain/source resistance 
(rds) of the transistor must as large as possible; and secondly the trans conductance 
(gm) must be as large as possible so that 9L 9MI so making ( 
9L + 9dsI 
) as small 
9MI 
as possible and therefore making the gain of the voltage follower (Av) close to the 
desired value of unity. BJTs have a higher gin then CMOS devices which enables a 
single stage emitter follower to operate with Av approximately equal to one. 
However, the equivalent source follower in CMOS is not as good. This is because 
CMOS transistors suffer from low values of transconductance (gm) and Drain/Source 
resistance (rds). The latter is due to poor channel modulation effects, and these effects 
are getting worse with continual shrinkages in process technology [3-31. 
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To demonstrate the effects of using this type of circuit, a test circuit was simulated 
with spice using AC analysis and using Figure 3-1, the following results were 
obtained shown in Tables 3A and 3-2 on the next page. 
The following equations were used to deterinine the intrinsic gm, ', using the DC 
operating points extracted from the simulation: 
gm, 2. NlflýIdsj (DC) (3.2) 
where: 
Ids I (D Q --': 
Idl (DC) - Irdj (DC) (3.3) 
Idl(DC) refers to the simulated DC bias drain current of MI. 
where: 
Ird, 
l (DC) = (Vd, -V (3.4) , l) 
* gdl 
Vd, and V, j refer to the DC bias voltage conditions for the drain and source of MI 
respectfully. The drain/source conductance (gdsl) was also extracted from the DC bias 
conditions of the simulation. 
The following transistors were used in this test. 
1) TSMC 0.18 ýtm process [3-4]; Gate Length (L 1) = 0.18 ýtm; 
Gate Width (Wl) = 10ýtm- 
2) TSMC 0.18 ýtm process [3-4]; Gate Length (L 1)= 0.18 ýtm; 
Gate Width (WI) = 5ýtm- 
Afor both CMOS transistors used, was derived from the following equation: 
pýc', 'NI (3.5) 
211 
where p,, = 0.044 m2N 
and C,,, = 0.0084 F/M2 
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Other Simulator parameters: 
Vsupply =1.2V; Vi,, (small signal) =50mV Peak; RL= IKQ 
The simulation results are shown in Tables 3-1 and 3-2, the results to the diagram 
shown in the AC small signal model in Figure 3.2. 
Table 3-1: Source follower gain Table for L=0.18pm and W=10gm 
VQ 
M 
9dsI 
W-I) 
irds I 
(A) 
gmi f 
(AN) 
Theoretical 
Gain (Av) 
Simulated 
Gain (Av) 
1.2 20.4u 15.69u 4.13m 0.802 0.655 
1 16.9u 15.18u 3.43m 0.771 0.63 
0.9 15.3u 14.69u 3.04m 0.750 0.612 
0.75 12.8u 13.43u 2.38m 0.701 0.566 
Table 3-2: Source follower gain Table for L=0.18gm and W=5pm 
VQ 
M 
9dsI 
(Q-1) 
irdsl 
(A) 
9MI I 
(AN) 
Theoretical 
Gain (Av) 
Simulated 
Gain (Av) 
1.2 19.5u 16.28u 2.75m 0.836 0.655 
1 15.7u 14.90u 2.26m 0.749 0.63 
0.9 14u 14.04u 1.99M 0.703 0.612 
0.75 11.3u 12.23u 1.52m 0.631 0.56 
From Tables 3-1 and 3-2 above, it can be seen that the simulated gain is consistently 
less than the expected calculated gain from Equation 3.1 in this chapter. The likely 
effect is the presence of source resistance [3-51, this parameter along with its 
counterpart the drain resistance (Rd) are significant in RF amplifier design where such 
things as inductance also has to be taken into account when matching into 
transmission lines such as designing low noise amplifiers (LNA). Section 3-3 will 
deal with the extraction of this parameter. 
3-6 
3.3 Extraction of Equivalent Rs. 
From Section 3.2 (Equation 3.1) it could be seen that the theoretical gain (Av) was 
greater than that measured, and this suggests the presence of extra source resistance 
(Rs). This section will deal with extracting this parameter and determining its value as 
accurately as possible. 
By using the small signal model in Figure 3-2 (Section 3.2), but now adding the 
source resistance (Rs), the following small signal model can be derived as shown in 
Figure 3-3 below: 
Vin 
Figure 3-3: Small signal equivalent model of the follower with the added source 
resistance (R, ). 
From Figure 3-3 the following Equation 3.6 can be derived shown below (a more 
detailed analysis of this is shown in appendices at the end of this chapter): 
Rs = 
(9ml I-RL - G(I + gml'. RL) (3.6) 
G. gm, ' 
where 'G' is the gain obtained from simulation. 
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Note: Referring to Figure 3-1, the drain current of MI GdO would nonnally be 
calculated using Equation 3.7, and the transconductance of MI (gin, ) would be 
calculated by using Equation 3.2 (Section 3.2) usingIdl from equation 3.7. 
(V -V Id = til 
)2 (1 + AV (3.7) 2L gs ds 
) 
This assumes that the source resistance (Rs) is small compared with the value of 
1/gml, but as R, plays a significant part in these calculations it can cannot be used in 
this case. So the simulated drain current IdI(DC) must be used to obtain the intrinsic 
gm (grn I'). 
Using the data from Tables 3-1 and 3-2 (Section 3.2) the following results were 
obtained shown below in Tables 3-3 and 3-4. 
Table 3-3: Estimated value of source resistance (R, ) for L=0.181am and W=10pm 
VQ 
(V) 
gmj 
(A/V) 
Theoretical 
Gain (Av) 
Estimated 
R, (0) 
1.2 4.13m 0.655 291 
1 3.43m 0.63 304 
0.9 3.04m 0.612 314 
0.75 2.38m 0.566 358 
Table 3-4: Estimated value of source resistance (R, ) for L=0.18gm and W=5gm 
VQ 
(V) 
gm, 
(AJV) 
Theoretical 
Gain (Av) 
Estimated 
R, (Q) 
1.2 2.75m 0.655 370 
1 2.26m 0.63 357 
0.9 1.99M 0.612 357 
0.75 1.52m 0.566 375 
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The calculated values of the source resistance of MI (R, ) shown in Tables 3-1 and 3-2 
are a very close to each other. The inaccuracies in the results are due to estimates 
made from the simulated evaluation of parameters such as the drain/source 
conductance (gd, j) for the given transistor. As these parameters are difficult to 
measure especially with small geometry devices as the transition into the saturation 
region from the linear region is not so well defined. 
But it can be seen that the source resistance (Rs) is around 300-350Q for both 
transistor widths simulated. This at first did not add up as it would be expected that if 
the width of the transistor was to double, the source resistance (Rs) would be expected 
to halve as the area of the source would double. On further investigation it was 
discovered that the TSMC 0.14tm standard design kit [3-4] does not include the 
appropriate Bsim3 parameters [3-61 needed to calculate the active areas of source 
properly. Therefore the value of source resistance (Rs) defaults to the resistance value 
of the minimum active area allowed under the process design rules. Therefore the 
worst case value of resistance for the source resistance (Rs) is calculated for the 
model, in this case 300-350Q. The extra parameters needed to calculate source 
resistance (R, ) will have to be added to the model in future development to take into 
account the effects of this rising value, due to newer processes having smaller 
geometry devices leading to higher source resistances (R, ). 
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3.4 The proposed CMOS source follower for the current conveyor. 
As previously explained the major problem with using a standard CMOS follower (as 
shown in Figure 3-1), is that it suffers from a low value of transconductance (grn) and 
poor Early voltage (I/ A) which in turn affects the drain/source conductance (&, ) 
figure of the transistor used in the follower, this equates to poor gain (Av) as the gain 
for a voltage follower heavily relies on these two parameters to be as large as 
possible, as shown Equation 3.1. 
Figure 3-4 shows the effects of the gain (Av) of a source follower for different values 
of load resistance (RO and varying widths of the source follower's transistor. The 
gain (Av) can be related back to transconductance (gin) by using Equation 3.1, where 
the transconductance (gin) is derived using Equation 3.8 below, this equation neglects 
the Early effect, and assumes that the drain/source conductance is zero. 
gm - 
wju 
0 
Cox (vg, 
- 
va, 
L 
0.98 
> 
C 
0.96 
0.94 
0.9 
(3.8) 
Source follower gain wrt transistor width 
1 
RL=lkohms 
0.92 
10 20 30 40 50 60 
Transistor width pm 
7u 6u 9u 100 
Figure 3-4: The effects on the gain of a source follower with varying transistor 
widths for different loads resistances (RO, with L=O. Igm. 
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Figure 3-4 shows the effects of gain of the source follower, for different transistor 
widths using a fixed gate length of 0.1 ýtm. From equation 3.8 it can be seen that the 
width of the transistor is directly proportional to the transconductance (gm) of the 
transistor as shown in Figure 3-5 below: 
200 
180 
160 
140 E 
0) 
120 
100 
0 u U) r_ Lo 80 
'n 
r_ 60 
40 
20 
0 
Transistor tranconductance (gm) wrt transistor width 
L=O. lum 
10 20 30 40 50 60 70 80 90 100 
Transistor width uM 
Figure 3-5: Trans conductance of a source f6flower as a function of width and 
length. 
From Figures 3-4 and 3-5, it can also be noted that the gain of the output of the 
transistor needs a high width to length ratio to approach the required gain of unity 
even though this is never attained, this is because (referring to Equation 3.1) 
9L + gdsl 
will never reach a value of zero for any width of CMOS transistor as gm, 
gmi 
would have to reach the value of infinity which would mean a CMOS device of 
infinite width or zero length. Also the gain of the source follower is also affected by 
the load resistance RL which means that the gain of the source follower is dependant 
on the load attached to the follower, for a good source follower the gain should be 
independent of the load RL- 
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It can also be shown [3-7] that the channel modulation effect (A), is inversely 
proportional to the length of the transistor of the source follower, this means that the 
length of the transistor must be as large as possible to reduce the effect of the 
drain/source conductance (gd, ), which also contributes to the loss of gain in the source 
follower. This means that to keep the high value of width to length ratio while 
keeping the drain/source conductance(gds)value as low as possible, requires the 
source follower transistor to be as large as possible, this may not be practical when 
designing both at the silicon and board level where size is an issue. Another effect of 
increasing transistor size is the added gate/source capacitance (Cgs) [3-81, this effect is 
shown in Figure 3-6 below: 
300 
250 
Transistor capacitance wrt transistor width 
V 
-200 LL 
CD 
0 
c 
M 
150 
0 
(I) 
U) 
C 
ý- loo 
50 
0 
----------- 
L=0.5um 
L=0.4um 
L=0.3um 
L=0.2um 
L=O. lum 
10 20 30 40 50 60 70 80 90 100 
Transistor width uM 
Figure 3-6: The effects of capacitance of a source follower as a function of width 
and length. 
It can be seen from Figure 3-5 that the gate/source capacitance (Cg, ), increases with 
transistor width as well as transistor length, so as these values are increased the effect 
is to increase capacitance and reduce the bandwidth of the device. 
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Then the added effect of the source resistance (Rs) shown in Section 3.3 (Table 3-2), 
which shows a simulated gain of 0.63, with a TSMC 0.18 ýtm [3-4] with a load of 
IkQ and a gate bias voltage of IV, against its theoretical gain of 0.75, adds another 
12% loss to the output gain (Av). This would mean that unlike the BJT equivalent, 
this circuit architecture though simple in its nature, could not be used practically in an 
equivalent CMOS circuit for such a device as the current conveyor. Therefore 
alternative architectures were considered for the source follower [3-91 , [3-10], [3-111, 
[3-121, to obtain a voltage gain as close to unity a, or in the possible, or in the case of 
the current conveyor nodes Y to X. 
RL 
Figure 3-7: A Class AB complementary voltage (source) follower. 
Figure 3-7 shows an example of an input stage of a CCII current conveyor [3-91, [3- 
101, where Node X tracks Node Y as a voltage follower by means of transistors MI to 
M4 which make up the translinear loop [3-131. The disadvantage with this structure is 
that for the input stage (node Y) to track the output stage (node X) means that MI 
must match precisely to M2 and M3 to M4, along with the IBias currents IBiasl and 
IBias2 being a symmetrical design. In practice this is hard to achieve even using 
techniques such as common centroid transistor layout, but even if they were to match 
precisely the input and output loads probably would not. This would mean that the 
mirrors IBiasl and IBias2 would have slightly different operating points adding to 
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voltage errors between the input and output of this circuit. Note that the power 
supplies are not shown, this is because Figure 3-7 can operate at varying positive and 
negative voltages and not just between a positive supply and ground. Actually from a 
small signal analysis this circuit behaves as a conventional signal stage source 
follower. 
Another type of symmetrical source follower used in current conveyors [3-11] is 
shown in Figure 3-8 below: 
RL 
VB 
Figure 3-8: A source follower input stage of a second generation current 
conveyor. 
Figure 3-8 shows another input stage of a second generation current conveyor (CCII), 
Ibias I provides the biasing current for the input stage and M5 is to compensate for the 
voltage drop of IBias I in the circuit to keep it symmetrical, M2, M3, M4 and M6 
make up the current mirror so that current through MI matches that through M2. 
Transistor MI acts as a source follower and drives M2 as the currents between MI 
and M2 match then as long as the transconductance of MI gm, matches that of M2 
gM2 then the voltage at node X should match the input voltage at node Y. The 
disadvantage of this circuit is that transistor MI transconductance must match that of 
transistor M2 so that the circuit remains symmetrical under DC conditions, the circuit 
also relies on having two source follower stages and as the voltage gain of MI is then 
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multiplied by the voltage gain of M2 this compounds the inevitable gain loss through 
the source follower stages as previously shown. 
Another method is to use an operational amplifier with a unity feedback [3-12] as 
shown in Figure 3-8 below: 
Y 
RL 
Figure 3-9: The current conveyor source follower block diagram. 
Using Figure 3-9 as an input stage of the current conveyor would give a closer to 
unity gain almost independent of the output load than the single transistor source 
follower. The actual output impedance of the voltage follower (r. ut) can be shown to 
be equal to 
r 
so if the gain is significantly high enough ro,, t << RL, SO making the Av 
output resistance seen at node X close to that of RL, this in turn makes the output 
voltage gain of the voltage follower stage close to the desired value of unity. The 
problem with this design is that the gain-bandwidth of the follower would be limited 
by the bandwidth of the operational amplifier, and the component count for a current 
conveyor would be much greater than that of a typical operational amplifier, it would 
give no advantage at all in building a device based on this type of architecture. 
This concept can be used by taking away the compensation capacitor of the amplifier 
the next part of this section will explain. 
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Figure 3-9 can be used as the voltage follower stage of the current conveyor giving a 
gain of approximately unity, as this type of circuit is ideal as it can track the output X 
close to that of input Y while providing the necessary current needed for the output 
resistance RL- 
But as previously explained if an operational amplifier was to be used it would be 
limited by its gain-bandwidth product, so by taking out this limitation by eliminating 
the compensation capacitor then the bandwidth can be extended considerably. 
The problem with doing this is that the roll-off of the amplifier is now defined by the 
CMOS transistors themselves and it is difficult to predict whether the loop will 
become unstable. However, because the feedback loop is always fixed at unity this 
can be easily simulated and therefore the behaviour predicted and catered for in the 
final design. An example of this is shown in Figure 3 -10 below: 
RL 
Figure 3-10: A source follower using a2 stage CMOS unbuffered amplifler. 
From Figure 3-10 it can be seen that output X is fed back to one of the long tail pairs 
inputs (X') the other input to the long tail pair is Y. As input Y changes the current 
through MI and M2 differs as M3 and M4 is a current mirror there is a current 
difference between M2 and M4 this imbalance is addressed by pulling current from or 
to the gate/source capacitance Cgs of device M5, until the output X' matches that of 
3-16 
Y. The bandwidth limit is now only limited by the transistors used in the 2 stage 
unbuffered amplifier. This option will significantly improve the bandwidth of the 
voltage follower input stage of the current conveyor over using a compensated 
operational amplifier [3-91. 
3.5 Review of results. 
Firstly looking at a standard source follower implementation in Section 3-2 it can be 
seen from Tables 3-1 and 3-2 that the output gain is much below the unity needed to 
make the ideal source follower for the CMOS implementation of the current 
conveyor, and that not only is there a problem with the low transconductance values 
(gm) and channel modulation effect associated with CMOS transistors, but there is 
also a problem with the source resistance of these transistors. This is becoming more 
apparent with smaller the geometry transistors [3-31. 
From the results in Section 3-3 it can be seen that Rs has a major effect on the gain of 
a source follower. The results show a 5% spread in the value of R, which is probably 
due to the measurement inaccuracies of the value of Rdswhen simulated. It is also 
worth mentioning that the value of Rs will affect the value of the calculated gm as the 
true Vgs' used to calculate gm is in fact smaller than the measured Vgs due to the 
existence of Rs. 
Also from the results in Tables 3-3 and 3-4 it would be expected that by doubling the 
width from 5 ýtm to 1 0[im, the source resistance (R, ) should be halved. This was not 
the case and the simulated results highlighted that the values were similar in value. 
After further investigation it was found that the design kit used [3-41 based its 
calculations on a minimum source/drain area of a CMOS transistor, and without the 
addition of parameters to the CMOS transistor model ie. the Source/Drain perimeter 
values [3-6], source resistance (R, ) will almost always be incorrect. Actually the only 
time a transistor would have an accurate source resistance (R, ) value during 
simulation is when it uses minimum width and length parameters, as stated in the 
TSMC 0.18 ýtm design rules [3-41. This will mean there will almost always be a 
mismatch between real silicon and simulation when measuring such things as 
transconductance (gm), unless the correct parameters for drain and source area are 
added to the appropriate BSIM model [3-61. 
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Several methods were reviewed in Section 3-4 for improving the gain of the source 
follower, this included increasing the dimensions of the transistor to reduce the effects 
of source resistance (R, ) and increasing parameters such as transconductance (gm) to 
improve the overall gain. These were proved to be impractical as it would increase the 
size of the design and would affect such parameters as the overall bandwidth of the 
source follower. Other circuits reviewed included using translinear loops [3-13], these 
would be a better approach and are used in some CMOS current conveyors [3-10], but 
they have the disadvantage of needing precisely matched transistors and are 
susceptible to external loading. 
Finally the type of circuit proposed in Figure 3 -10 would give the best overall solution 
for the following reasons; (i) the output gain is independent of the output load; and (ii) 
it is not bandwidth limit as per the reviewed circuit which uses an operational 
amplifier [3-41. Its only drawback is that it is uncompensated leading to possible 
problems of instability. However, as the gain is fixed the effects of its feedback can be 
simulated to find out how stable the design is. The circuit shown in Figure 3 -10 is the 
basic circuit that will be used as the voltage follower building block in the current 
conveyor that is presented in the next chapter. 
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APP 3.1 Detailed analysis of the extraction of the CMOS source 
resistance. 
Vin 
Figure AP. 3.1 : Small signal equivalent model of the source follower with the 
added source resistance (Rs). 
This analysis is used to extract the value of the source resistance (R, ), from the 
transistor model used [3-51 for simulating the source follower used in this chapter. 
This analysis relates to Section 3.2: Extraction of Equivalent source resistance (Rs). 
Assuming rd, j >> I/gmi' 
then: 
Is (Vil - 
vout ) 
/ gm, ') + Rs 
(APP. 1) 
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also: 
vout 
RL 
(APP. 2) 
therefore from (APPA) and (APP. 2): 
vout (Vin - 
Vout ) 
RL (I / gml') + Rs 
re-arranging: 
V gml'. R = V,.,, (I + R, + gml'+gm, '. R in L 
so: 
gml'. RL = Av(l + Rs + gml'+gml'. RL) 
where 
Vold 
V. 
in 
re-arranging (APP. 3) gives: 
Rs =- 
(gm, I. RL - Av(l + gml'-RL)) 
Av. gml' 
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(APP. 3) 
APP 3.2 The MATLAB Source Files. 
APP 3.2.1 The source follower gain scripts. 
I 6Transistor calculator for Gain (Av) for a source follower 
clear 
I kSet up plots for graph 
Trans 
- 
max = 5; How many 
plot-Points = 20 Number of points per line 
Length 
- 
step = 0.1; legnth step in um 
Max-Width 100; To Max Width um 
% TSMC 0.18um process parameters 
tox = 4.08e-9 % Oxide thickness 
eoxer = 3.45e-11 % permiabilty of silicon 
Cox (eoxer/tox)*lel5 Unit capacitance fF/m2 
uo 0.04387662 
%Setup initial conditions 
Trans count = 1; 
Loop 
- 
init 1; 
Width 
- 
step Max 
- 
Width/plot_points; 
index = 1; % Used as point matrix counter 
Vgs 1 
Vt 0.5 
while (Trans count <= Trans max) 
First time around the loop 
if (Loop_init == 1) % plot first Transistor point 
Lgth = Length - 
step; % in um 
Wdth = Width - 
step; % in um 
Loop_init = 0; 
R1 = 1e3; 
else 
% Next transistor 
if (Wdth >= Max Width) 
Rl = Rl +1e3; 
Wdth Width step; 
index 1; Reset matrix index 
Trans-count = Trans_count + 1; 
else 
Wdth Wdth + Width_step; 
index index + 1; 
end 
end 
%ý Beta calculation 
Beta = uo*Cox*Wdth/(2*Lgth); 
%Calculate Capacitance 
gm = 2*Beta*(Vgs-Vt)*le-15; %into correct units 
(A/V) 
WCalculate Gain Av 
gl = 1/Rl 
Av = 1/(l+(gl/gm)) 
%Calculate Graph Indexing 
GraphIndexl = ((Trans_count - 1)*2) + 1; 
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GraphIndex2 = ((Trans_count - 1)*2) + 2; 
0 6Store Results 
results(index, GraphIndexl) = Wdth; 
results(index, GraphIndex2) = Av; 
end 16 While loop ** Simulation end ** 
16plot results 
%plot(results(:, l), results(:, 2),, -, ); 
plot(results(:, l), results(:, 2), results(:, 3), results(:, 4), results(:, 5) 
, results(: 6) ); 
%results(:, 7), results(:, 8), results(:, 9), results(:, 10),, -'); 
axis([5 100 0.9 1.01]); 
text(10, results(2,2), [I\leftarrow 
RL=lkohmsll, 'VerticalAlignmentl, lmiddlel, 'HorizontalAlignmentl, lleftI 
text(20, results(4,4), [I\leftarrow 
RL=2Kohmsll, 'VerticalAlignmentl, lmiddlel, 'HorizontalAlignmentl, lleftI 
text(30, results(6,6), [' RL=3Kohms 
\rightarrowl], 'VerticalAlignmentl, lmiddlel, 'HorizontalAlignmentl, lrig 
ht'); 
%text(40, results(8,8), [IRL=4Kohmsll, 'VerticalAlignmentl, lbottoml,, Hor 
izontalAlignmentl, lleft'); 
%text(50, results(10,10), [IRL=5Kohms'], 'VerticalAlignmentl, lbottoml, 'H 
orizontalAlignmentl, lleft'); 
Xlabel ('Transistor width uMI); 
YLabel ('Source follower Gain (Av), ) 
title (, Source follwer gain wrt transistor width') 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta_First-Point: max-betal results with lines 
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APP 3.2.2 The source follower trans conductance scripts. 
%Transistor calculator for gm on a CMOS transistor 
clear 
%Set up plots for graph 
Trans-max = 5; % How many 
plot_points = 20 % Number of points per line 
Length_step = 0.1; % legnth step in um 
Max-Width 100; % To Max Width um 
0 TSMC 0.18um process parameters 6 
tox = 4.08e-9 % Oxide thickness 
eoxer = 3.45e-11 % permiabilty of silicon 
Cox (eoxer/tox)*lel5 Unit capacitance fF/m2 
uo 0.04387662 
PkSetup initial conditions 
Trans-count = 1; 
Loop_init 1; 
Width_step Max-Width/plot_points; 
index = 1; % Used as point matrix counter 
Vgs 1 
Vt 0.5 
while (Trans count <= Trans max) 
t First time around the loop 
if (Loop_init == 1) t plot first Transistor point 
Lgth = Length_step; % in um 
Wdth = width - 
step; % in um 
Loop_init = 0; 
else 
0 Next transistor 6 
if (Wdth >= Max-Width) 
Lgth = Lgth + Length - step; Wdth = Width step; 
index = 1; Reset matrix index 
Trans_count = Trans-count + 1; 
else 
Wdth = Wdth + Width_step; 
index = index + 1; 
end 
end 
W Beta calculation 
Beta = uo*Cox*Wdth/(2*Lgth); 
%Calculate Capacitance 
gm = 2*Beta*(Vgs-Vt)*le-12; %into correct units 
(mA/V) 
%Calculate Graph Indexing 
GraphIndexi ((Trans - 
count 1)*2) + 1; 
GraphIndex2 ((Trans-count 1)*2) + 2; 
%Store Results 
results(index, GraphIndexl) Wdth; 
results(index, GraphIndex2) gm; 
end % While loop ** Simulation end ** 
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%plot results 
%plot(results(:, l), results(:, 2), '-'); 
plot(results(:, l), results(:, 2), results(:, 3), results(:, 4), results(:, 5) 
, results(:, 6), results(:, 7), results(:, 8), results(:, 9), results(:, 10), '- 
1); 
axis([5 100 0 2001) 
text((Max Width- 
2), results(20,2), ['L=O. lum'], 'VerticalAlignmentl, lmiddlel,, Horizontal 
Alignmentl, lright'); 
text((Max width- 
2), results(20,4), ['L=0.2um'], 'VerticalAlignmentl, lmiddlel, 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2) results (20,6), ['L=0.3um'] 'Vert icalAlignment' middle 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2) results (20,8), [ 'L=0.4um I], 'Vert icalAlignment' middle 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2) results (20,10), ['L=0.5um'] 'Vert icalAlignment, middle I, 'Horizonta 
lAlignmentl, lright'); 
Xlabel ('Transistor width uM, ); 
YLabel ('Transistor transconductance (gm) (mA/V)I) 
title PTransistor tranconductance (gm) wrt transistor width') 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta_First-Point: max-betal results with lines 
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APP 3.2.3 The source follower capacitance scripts. 
%Capacitance calculator for Cgs on a CMOS transistor 
clear 
%Set up plots for graph 
Trans-max = 5; % How many 
plot_points = 20 % Number of points per line 
Length_step = 0.1; legnth step in um 
Max-Width 100; To Max Width um 
0 TSMC 0.18um process parameters 6 
tox = 4.08e-9 % Oxide thickness 
eoxer = 3.45e-11 % permiabilty of silicon 
Cox = (eoxer/tox)*lel5 % Unit capacitance fF/m2 
%Setup initial conditions 
Trans count = 1; 
Loop 
- 
init 1; 
Width 
- 
step Max 
- 
Width/plot_points; 
index = 1; 01 Used as point matrix counter 
while (Trans count <= Trans max) 
First time around the loop 
if (Loop_init == 1) plot first Transistor point 
Lgth = Length - 
step; % in um 
Wdth = Width step; % in um 
Loop_init = 0; 
else 
0 Next transistor 6 
if (Wdth >= Max Width) 
Lgth = Lgth + Length - step; Wdth = Width step; 
index = 1; % Reset matrix index 
Trans-count Trans-count + 1; 
else 
Wdth = Wdth + Width_step; 
index = index + 1; 
end 
end 
%Calculate Capacitance 
Cgs = (2/3)*Cox*Wdth*le-6*Lgth*le-6; 
? 6Calculate Graph Indexing 
GraphIndexi ((Trans count 1)*2) + 1; 
GraphIndex2 ((Trans_count 1)*2) + 2; 
%Store Results 
results(index, GraphIndexl) Wdth; 
results(index, GraphIndex2) Cgs; 
end -06 While loop ** Simulation end ** 
%plot results 
%plot(results(:, l), results(:, 2), '-'); 
plot(results(:, l), results(:, 2), results(:, 
3), results(:, 4), results(:, 5) 
, results(:, 
6), results(:, 7), results(:, 8), results(:, 9), results(:, 10), v- 
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axis([5 100 0 3001); 
text((Max Width- 
2), results(20,2), ['L=O. lumll, 'VerticalAlignmentl, lbottoml, 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2), results(20,4), ['L=0.2umll, 'VerticalAlignmentl, lbottoml, 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2), results(20,6), ['L=0.3umll, 'VerticalAlignmentl, lbottoml, 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2), results(20,8), ['L=0.4umll, 'VerticalAlignmentl, lbottoml, 'Horizontal 
Alignmentl, lright'); 
text((Max Width- 
2), results(20,10), ['L=0.5um'], 'VerticalAlignmentl, lbottoml, 'Horizonta 
lAlignmentl, lright'); 
Xlabel ('Transistor width uM, ); 
YLabel ('Transistor capacitance (fF)I) 
title ('Transistor capacitance wrt transistor width') 
%gset logscale x 10 % set x-axis to log base 10 
%gplot [Beta_First_Point: max_betal results with lines 
3-29 
CHAPTER 4 
The CMOS current conveyor 
4.1 Introduction. 
4.2 The Proposed CMOS CCII+ Circuit. 
4.3 The benchmark version of the current conveyor in CMOS. 
4.3.1 Design. 
4.3.2 Simulation Results. 
4.3.3 Summary of simulation of the benchmark CCII. 
4.4 Design of a new current conveyor (CCII 
4.4.1 A Simple current mirror CCIl+. 
4.4.1.1 Design. 
4.4.1.2 Simulation Results. 
4.4.1.3 Summary of the analysis of the CCII of Figure 4-12. 
4.4.2 A cascode current mirror CCII+. 
4.4.2.1 Design. 
4.4.2.2 Simulation Results. 
4.4.2.3 Summary of the analysis of the CCII of Figure 4-19. 
4.4.3 A regulated cascode current mirror CCII+. 
4.4.3.1 Design. 
4.4.3.2 Simulation Results. 
4.4.3.3 Summary of the analysis of the CCII of Figure 4-26. 
4.5 The Proposed CMOS CCII- circuit addition. 
4.5.1 Design Concept. 
4.5.1.1 Solving the DC Bias Problem. 
4.5.2.1 The VBias Circuit. 
4.6 Review of Results. 
4.7 References. 
4-1 
4.1 Introduction. 
Previous chapters have shown that the current conveyor is a very useful building 
block that can be used to implement many analogue functions [4-11, [4-21. This 
chapter combines the two elements (i) the current follower from Chapter Two, and (ii) 
the voltage follower from Chapter Three, to build a new type of CMOS current 
conveyor. 
Taking the results and design concepts from Chapters Two and Three and combining 
them a new CCII+ and a CCII- will be designed and simulated, with the view of 
utilising the best possible design concepts, to improve the performance of the current 
conveyor in the areas of voltage gain, current gain and PSRR over current 
implementations of the CMOS current conveyor. 
This chapter will first review the most common design of the current conveyor 
replacing the usual BJT devices with CMOS, and then will combine the new voltage 
follower described in Chapter Three, with several examples of the current followers 
discussed in Chapter Two. 
In the final part of the chapter a way of converting the CCII+ into a CCII- is 
described, thus giving designers a more versatile use for the current conveyor as the 
CCII- mimics the operation of a CMOS device. However, this option offers a much 
lower source resistance than that of a standard CMOS device, so overcoming 
problems in voltage gain that is seen in such configurations as standard CMOS source 
followers. 
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4.2 The Proposed CMOS CCII+ Circuit. 
A current conveyor consists of a voltage follower (described in Chapter Three) and a 
current follower (described in Chapter Two) [4-3]. These two blocks can be combined 
as shown in Figure 4-1 below: 
Y 
voltal 
current follower 
Figure 4-1 : Block Diagram of the CCII+ 
Figure 4-1 shows a basic overview of a CCII+. Note: the direction of the current in a 
current follwer determines whether the device is a CCII+ or CCII- [4-41; for a CCII+ 
the current through RI should be in the same direction as R2; for a CCII- the current. 
For an ideal current conveyor node the voltage at 'X' should track the input voltage at 
node 'Y' the current through Rl should match that of R2, giving an overall gain from 
node 'Y' to 'X' of unity; and a gain from node 'Y' to 'T of R2/Rl. 
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There are several types of current conveyors both using BJTs and CMOS devices [4- 
6j, [4-7], [4-8], [4-9, [4-10]- This section will highlight a couple of examples of the 
current conveyor based on the source follower stages shown in Chapter Three 
(Section 3.4 'The proposed CMOS source follower for the current conveyor'). 
The first example of a current conveyor uses the translinear loop in the voltage 
follower stage shown below [4-81: 
IBias 
m 
Figure 4-2 :A current conveyor using translinear loops. 
Figure 4-2 gives an example of how a current conveyor can be made up by using 
translinear loops, transistors MI to M4 make up a class AB complementary pair 
voltage follower that allows the output node X of the source follower to track the 
input node Y, M9 to MII sets up the bias current (using IBias) to bias the current 
conveyor. M5, M6, M7 and M8 mirrors the current from node X to node Z and is the 
current follower of the current conveyor. The problem with this implementation of the 
current conveyor is that it is difficult to match the transistors and the biasing between 
node X and node Y especially when the output loading of node X being low 
impedance will be different to that of node Y high impedance if the standard CCII 
matrix is to be satisfied [4-21. 
4-4 
Another implementation of a current conveyor [4-31 is shown in Figure 4-3 is shown 
below: 
4as2 
VB 
Figure 4-3 :A second generation current conveyor using a source follower input 
(node Y). 
Figure 4-3 shows a second generation current conveyor with a source follower input 
MI. M2 is another source follower but uses a PMOS device and buffers the node X 
from node Y and as long as the transconductance of MI (gm I) matches the 
transconductance0f (gM2) then the voltage seen at the output of node X should match 
the voltage seen at node Y. lbias I should match 1bias2 as well as M7 matching M6 
and M5 matching M4 and M3, this is to allow the current to be mirrored to node Z. 
Again the design is reliant on the transistors being precisely matched, and as transistor 
MI is an NMOS device and M2 is a PMOS device it is difficult to match the 
transconductance of the devices as the surface mobility figures are different for 
NMOS and PMOS devices [4-121. Also as explained in Chapter Three (section 3.4) 
this type of circuit uses two voltage follower gain stages between node Y and X 
which means that it is more important that the voltage gain of the voltage followers 
MI and M2 are as close as possible to that of unity, as the gain error will be 
compounded as the output voltage gain between nodes Y and X is the multiple of the 
gains of the voltage followers MI and M2. 
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After reviewing previously published CCIIs it was found that the best option was to 
build a current conveyor around the voltage follower shown in Figure 3-5 in Chapter 
Three which is a CMOS unbuffered amplifier. This solution has the advantage of 
offering a larger bandwidth than that of an OTA voltage follower type current 
conveyor, as it is not limited by the compensation capacitor of the OTA, but unlike 
other CMOS current conveyor architectures it also offers the same PSRR of the OTA 
type current conveyor. An example of the current conveyor using these voltage 
following techniques is shown in Figure 4-4 below: 
Figure 4-4: The proposed second generation current conveyor using a simple 
current mirror. 
In Figure 4-4 transistors MI to M6 make up the voltage follower as discussed in 
Section 3.4 in Chapter Three; transistors M5 and M7 is a single current mirror 
(current follower), that mirrors the output current from node X to node Z. M6 and M8 
form a second current mirror used to subtract the DC bias current from M7. 
This chapter will deal with several examples of current conveyor 
based on the 
architecture shown in Figure 4-4 by substituting M5 to M8 with versions of current 
mirrors discussed in Chapter Two. These versions of current conveyor will 
be 
simulated using the transistor models from the TSMC 
0.1 8um process [4-111, and the 
results recorded. 
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4.3 The benchmark version of the current conveyor in CMOS. 
4.3.1 Design. 
To show the design improvements in the proposed current conveyor shown in Figure 
4-4ý it was decided to bench mark the design against a simplified version of the more 
popular design used in a lot of BJT current conveyors [4-51. Figure 4-5 below shows 
the CMOS equivalent circuit: 
Y 
Figure 4-5: The benchmark version of the current conveyor in CMOS. 
Figure 4-5 shows the current conveyor [4-21 used to benchmark the other designs 
described in this chapter. Transistors M3 and M4 make up the voltage follower and 
transistor M5 and M6 make up the current follower. Transistors MI and M2 are used 
to eliminate the dead band region of the voltage follower so the voltage follower stage 
behaves as a class AB amplifier [4-131. 
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4.3.2 Simulation Results. 
Using Figure 4-5 the following test circuit was drawn up as shown in Figure 4-6 
below: 
R2 
Figure 4-6: The test bench for the CMOS implementation of the benchmark 
ccil. 
Figure 4-6 was tested using SPICE and the transistor models came from the TSMC 
0.18 [tm design kit [4-11 ]: 
The following parameters were used: 
Resistors: RI = R2 = IKQ. 
CMOS transistor dimensions: 
NMOS: Width = 20ýtm; Length = 0.4ýtm; 
PMOS: Width = 40pm; Length = 0.4ýtm; 
Stimulus for Figure 4-6 (The test bench): 
Vsup = 1.8V (DQ; Vsup = OV (AC); (for gain tests) 
Vsup=1.8V(DC); Vsup = 50mV (AC); (for PSRR test) 
Vin = 0.9V (DQ; Vin = 50mV (AC); (for gain tests) 
Vin = 0.9V (DQ; Vin= OV (AC); (for PSRR test) 
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For gain testl: RI = IKQ; R2 = IKQ 
For gain test2: RI = IKf2; R2 = 2KQ 
For Power Supply Rejection (PSRR) test: Rl = IKQ; R2 = lKf2 
The test results looked specifically at the gain and the Power Supply Rejection Ratio 
(PSRR), which are the two main factors when considering the overall design of the 
current conveyor. 
Results from gain testl 
Figure 4-7 below shows the gain of X with respect to Y for the current conveyor this 
should be as close to unity as possible. 
1- 
0.9- 
0.8- 
0.7- 
0.6- 
0.5- 
0.4- 
0.3- 
0.2- 
0.1- 
0- 
id' lcý id, id, Frequercy id, 
lo" id, 
Figure 4-7: Gain of X with respect to Y for the CMOS implementation of the 
benchmark CCII. 
CCII+ Gain of oUpLA XWth respect to Y 
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The gain testl summary of results: 
Gain from Y to X=0.955. 
This shows a voltage gain error of 4.5% against the ideal voltage gain of 1. This 
figure is poor for a voltage follower and the results shown later in this chapter will 
show that a marked improvement in this figure can be achieved with the new current 
conveyor. 
Bandwidth MB point = 1.059GHz, with a transistor fTof 80GHz. 
Equivalent Thevenin (r,, ut) of node X= 47.1 Q. 
Figure 4-8 shows the gain response of Z with respect to Y with the ideal gain equal to 
unity as R1 = IKQ and R2 = IKQ. 
0.45- 
0.4- 
0.35- 
0.3- 
0.25- 
0.2- 
0.15- 
0.1- 
0.05- 
0- 
id' 1(f id, id' Frequercy icr 
lo" 101, 
Figure 4-8: Gain of Z with respect to Y for the CMOS implementation of the 
benchmark CCII. 
001+ Gain of oLAptA ZWth respect to Y 
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The gain testl summary of results: 
Gain from Y to Z=0.43. The gain error between Y and Z is 57% as the expected gain 
was unity, which shows that this circuit architecture is extremely poor example of a 
current follower. 
Bandwidth MB point = 1.059GHz. 
Equivalent Thevenin (r,,,, t) of node Z= 750 Q. 
Results from gain test2 
Figure 4-9 below shows the gain response of X with respect to Y for the benchmark 
current conveyor this again should be as close to unity as possible: 
0.45- 
0.4- 
0.35- 
0.3- 
0.25- 
0.2- 
0.15- 
0.1- 
0.05- 
id' lcý id id, 1(ý 101, id, Frequerry 
Figure 4-9: Gain of X with respect to Y for the CMOS implementation of the 
benchmark CCII. 
CC31+ Gain of oLApLA ZWth respect to Y 
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The gain test2 summary of results: 
Gain from Y to X=0.8 1. Again the gain error is poor when changing the gain of the 
current conveyor, this time the error is 19.0%. This change in error from gain test 1, is 
due to the change in the biasing conditions of the circuit under test due to the new 
load on node Z. 
Bandwidth MB point = 977MGHz. With a transistor fTof 80GHz. 
Equivalent Thevenin (r,,,, t) of node X= 234 Q. 
Figure 4-10 shows the gain response of Z with respect to Y with the RI = lKQ and 
R2 = 2K 0, which should provide a voltage gain of 2: 
0.7- 
0.6- 
0.5- 
0.4- 
0.3- 
0.2- 
0.1- 
0- 
lcp lcý id, id, 
Fnequercy 
icr 10 lu 101, 
Figure 4-10: Gain of Z with respect to Y for the CMOS implementation of the 
benchmark CCII. 
CCII+ GEi nd oLtptA Z Wth respect to Y 
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The gain test2 summary of results: 
Gain from Y to Z=0.54. This error has now been compounded and is now equal to 
73%. The reason for this is that the biasing conditions, due to the change of load on 
node Z of the circuit under test, have now changed to such a degree that the current 
follower cannot; one mirror the proper value of current; and two the transistors do not 
have enough transconductance to drive the output. 
Bandwidth 3dB point = 741MHz. 
Equivalent Thevenin (r,,,, t) of node Z= 740 Q. 
Results from Power Supply Rejection Ratio (PSRR) test 
Figure 4-11 below shows the PSRR for the benchmark current conveyor. The 
definition of PSRR is 20log(Vout(AC)Nsup(AC)) [4-14], and this aim is to keep this 
figure should be kept as low as possible. The power supply rejection was measured on 
node 'Z' of the benchmark CCIL 
CCII+ PSRR (dB) 
-2.4 
-2.8 
-2.6 
-3 
-3.2 
, r) 
-3.4 
-3.6 
-3.8 
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2 10 4 10 ts 10, 
Frequency 
10 lu 10 lz 10 
14 
Figure 4-11: PSRR for the CMOS implementation of the original BJT CCll+. 
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The PSRR test summary of results: 
PSRR = -3.87dB; falling to -4.5ldB at 1.34GHz; rising eventually to -2.4dB at 
II GHz. This is extremely poor and is due to the fact that this type of circuit has no 
ability to track changes in the power supply, i. e. most of the supply noise is fed 
directly to node X and Z because the power supply acts as a small signal input source 
on the current follower transistors M3 to M6 on Figure 4-5. 
4.3.3 Summary of simulation of the benchmark CCIL 
From the results in 4.3 it can be seen that the CMOS implementation of the 
benchmark CCII is unsatisfactory, as the output gain response of X with respect to Y 
is not close to the desired value of unity, also the gain between nodes X and Z does 
not reflect the expected output gain of R2/Rl (referring to Figure 4-6) as stated in the 
theory [4-21 and in Chapter One, and the impedance levels of node X and node Z are 
not good enough. 
There is virtually no Power Supply Rejection Ratio (PSRR), this is due to the fact 
there is no relationship between any of the nodes X, Y and Z, and therefore no way of 
tracking the movements of X and Z to that of Y due to changes in supply voltage, as 
Xý Y, Z, are totally independent of each other. Also the benchmark CCII suffers from 
having a low output impedance on nodes X and Z, due to the CMOS transistors 
having low values of transconductance (gm), and a low equivalent voltage. This has 
the effect of reducing the gain as the low impedance combines with the load 
impedances (RI, R2) and reduces the overall impedance of node X and Z. It is 
possible to improve the factors previously described, and improving the overall 
performance of this circuit, such as increasing the length of the transistors which will 
have the effect of improving the Early voltage of the device, and widening the 
transistors to improve their transconductance (gm). But the overall architecture for a 
CMOS benchmark current conveyor CCII is poor and that is why the architectures 
described in Section 4.4 based on what was discussed in Chapters Two and Three will 
give a much improved performance without the need of increasing the dimensions of 
the CMOS transistors. 
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4.4 Design of a new current conveyor (CCII 
4.4.1 A Simple current mirror CCII+. 
4.4.1.1 Design. 
Applying the theories from Chapters Two and Three Figure 4-12 below shows the 
new current conveyor using a simple current mirror described in Section 2.4.1 
(Chapter Two): 
Figure 4-12: The proposed current conveyor (CCII+) using a simple current 
mirror. 
Figure 4-12 shows the current conveyor (CCII+) which is a practical realisation of the 
circuit of Figure 4-1. The voltage follower, described in Chapter Three, is made up of 
transistors MI to M6. The bias current (Ibias) is set to a nominal value which sets up 
the transconductance (gm) of the long tail pair MI and M2. M5 and M6 provide the 
output of the voltage follower, and the gate of M5 is tied to the gate of M7 which with 
M8 makes up the current follower. Because there is feedback the output X can track 
Y, and as the gate of transistor M5 which is used to drive the output of the voltage 
follower, also is connected the gate of M7 used to drive the output of the current 
follower stage. This means that the output current of Z matches that of X assuming 
that the dimensions of M5 matches that of M7 and M6 matches M8. The only 
requirement is that the same power supply must be connected to all devices in this 
design, Thus will improving the overall Power Supply Rejection Ratio (PSRR) of this 
4-15 
circuit. It should be noted too that the long tailed pair bias current (Ibias) is primarily 
responsible for giving the CCII a very good PSRR. 
4.4.1.2 Simulation Results. 
Using Figure 4-12 the following test circuit was drawn up as shown in Figure 4-13 
below: 
Z2 
Figure 4-13: The test bench for the proposed current conveyor (CCII+) using a 
simple current mirror. 
Figure 4-13 was tested using Eldo spice and the transistor models came from the 
TSMC 0.18 pm design kit [4-111: 
The following parameters were used: 
For Figure 4-12 (New CCII+ using a simple current mirror): 
Resistors: RI = R2 = 1KC2. 
CMOS transistor dimensions: 
NMOS: Width = 20pm; Length = 0.4ýtm; 
PMOS: Width = 40ýtm; Length = 0.4ýtm; 
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Stimulus for Figure 4- 13 (The test bench): 
Vbias 0.45V (DC); Ibias 50ýiA (DC); 
Vsup 1.8V (DC); Vsup OV (AC); (For gain tests) 
Vsup 1.8V (DQ; Vsup 50mV (AC); (For PSRR test) 
Vin = 0.9V (DC); Vin = 50mV (AC); (For gain tests) 
Vin = 0.9V (DC); Vin= OV (AC); (For PSRR test) 
For gain testl: 
RI = 1KQ; R2 = IKQ 
For gain test2: 
RI = IK92; R2 = 2KQ 
For Power Supply Rejection (PSRR) test: 
RI = IKQ; R2 = IKQ 
The test results looked specifically at the gain and the Power Supply Rejection Ratio 
(PSRR), which are the two main factors when considering the overall design of the 
CCll+. 
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Results from gain testl 
Figure 4-14 below shows the gain of X with respect to Y for the current conveyor 
this should be as close to unity as possible: 
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Figure 4-14: Gain of X with respect to Y for the proposed CCII+ using a simple 
current mirror. 
The gain testl summary of results: 
Gain from Y to X=0.9996; (peaking at a gain of 4.4 at 4.365GHz). This shows a 
voltage gain error of 0.04% against the ideal voltage gain of 1, this figure shows that 
the gain error has reduce to 1% of that of the benchmark current conveyor shown in 
Figure 4-5. 
Equivalent Thevenin of node X=0.4 Q. This impedance is around I% of the 
benchmark current conveyor in Figure 4-5. 
4-18 
Figure 4-15 shows the gain response of Z with respect to Y with the ideal gain equal 
to unity as Rl = lKf2 and R2 = lKf2- 
CCII+ GEin of oLApLA Zvmth respect to Y 
E 
-4 
Frequency 
Figure 4-15: Gain of Z with respect to Y for the proposed CCII+ using a simple 
current mirror. 
The gain testl summary of results: 
Gain from Y to Z=0.972; (peaking at a gain of 5.9 at 4.365GHz). This shows a 
significant improvement in the gain accuracy over the benchmark CCII, the gain error 
is 2.8% compared to 57%, it will be shown how this again can be improved upon later 
on in this chapter. The bandwidth has now been increased to 4.365GHz compared to 
that of 1.059GHz for the benchmark CCII, this shows a vast improvement. 
Equivalent Thevenin (r,,,, t) of node Z= 34.7KO. This compares to an impedance of 
740 Q for the benchmark CCII shown in figure 4-5, a significant improvement. 
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Results from gain test2 
Figure 4-16 below shows the gain of X with respect to Y for the current conveyor 
(CCII+) this again should be as close to unity as possible: 
CCII+ Gain of oLtptA XWth respect to Y 
Figure 4-16: Gain of X with respect to Y for the proposed CCII+ using a simple 
current mirror. 
The gain test2 summary of results: 
Gain from Y to X=0.972; (peaking at a gain of 4.8 at 4.12GHz). This shows a gain 
error of 2.8% and is a marked improvement on the benchmark CCII which showed a 
gain error of 19.0%. Again this will be improved upon later on in this chapter. 
Equivalent Thevenin (r,,,, t) of node X = 28 0. This compares to an impedance of 
234 Q for the benchmark CCII current conveyor shown in Figure 4-5, a significant 
improvement. 
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Figure 4-17 shows the gain response of Z with respect to Y with RI=I KQ and R2 = 
2K Q, which should provide a voltage gain of 2: 
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Figure 4-17: Gain of Z with respect to Y for the proposed CCII+ using a simple 
current mirror. 
The gain test2 summary of results: 
Gain from Y to Z =1.707; (peaking at a gain of 4.8 at 4.12GHz). This shows a 
improvement in the gain accuracy compared to that of the benchmark CCII, the gain 
error is 14.6% compared to 73%, this is still poor and needs improvement. The 
bandwidth has now been increased to 4.12GHz compared to that of 741MHz for the 
benchmark CCII, showing a vast improvement. 
Equivalent Thevenin (r,,,, t) of node Z= 11.7KQ. This compares to an impedance of 
740 0 for the benchmark CCII current conveyor shown in Figure 4-5, a marked 
improvement. 
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Results from Power Supply Rejection Ratio (PSRR) test 
Figure 4-18 below shows the PSRR for the current conveyor (CCII+). The definition 
of PSRR is 20log(Vout(AC)Nsup(AC)) [4-14], and this aim is to keep this figure 
should be kept as low as possible. The power supply rejection was measured on node 
'Z' of the CCII+: 
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Figure 4-18: PSRR for the new simple current mirror CCIl+. 
The PSRR test summary of results: 
PSRR = -43.7dB; falling to -48.1 dB at 1.04GHz; rising eventually to -4.3dB at 
4.65GHz. 
Note: The ideal long tail pairs bias current contributes to the high value of PSRR, in 
practice this figure will be lower as a practical biasing circuit would also be affected 
by the power supply. 
Again the collapse of PSRR above I GHz is due to the device capacitance linking the 
power supply directly into the signal path. This is seen on virtually all circuits at 
varying frequencies and is unavoidable but is seldom a practical problem. 
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4.4.1.3 Summary of the analysis of the CCII of Figure 4-12. 
From these results it can be seen that the gain of X with respect to Y is much 
improved and actually when RI =R2 at IKQ the gain was the required unity, and Y to 
Z is much closer the required gain of unity that of 0.972 compared with 0.955, seen in 
the previous benchmark design in Section 4.3. But the design again suffers from an 
insufficiently high Thevenin output impedance on node the Z, as can be seen from the 
results in gain test 2 where the gain is much below the expect value of 2 at 1.707. This 
can be improved upon and the examples in the next section will show current mirror 
architectures which will do this. 
Also from the results it can be seen that the Power Supply Rejection (PSRR) has 
improved by a factor of 40dB to -43dB from the benchmark design this means that the 
noise from the power supply has been reduced by a factor of 100. This is due the fact 
that the voltage follower of the current conveyor can now track the power supply as 
there is feedback present. Therefore any changes in supply are fed back to the input of 
the voltage follower, and the output of the follower can then correct its output 
accordingly. The current follower will do the same as long as the power supply to the 
voltage follower is the same as the power supply to the current follower. 
Another factor to be taken into account is now there is gain peaking whereas the 
output from the original BJT type CCII+ did not have this. This is due to the 
uncompensated voltage follower in this design when feedback is applied to it there 
will be a point of instability [4-151. This is not a problem as the circuit has fixed unity 
feedback and this can be then compensated for by adding the appropriate low pass 
filtenng to the output stages (nodes X and Z) to make sure that the roll off occurs 
before the point of instability if required. 
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4.4.2 A cascode current mirror CCII 
4.4.2.1 Design. 
Applying Chapters Two and Three Figure 4-19 below shows the new current 
conveyor using a cascode current mirror described in Section 2.4.2 (Chapter Two): 
M5 M7 
M3 M4 
CasVblasP 
M9 
CasVbiasP 
Mil 
mi M2 
d 
x 
x 
CasVbiasN CasVbiasN 
I mio M 12 
Ibias 
Vbias Vbias 
I M6 M8 
Figure 4-19: The New CCII+ using a cascode current mirror. 
z 
Referring to Figure 4-12, Figure 4-19 shows the current conveyor (CCII+) which 
works in the same way as Figure 4-12, except transistors M9 to M12 have been 
added. These are the cascode transistors and are biased by fixed voltages CasVbiasN 
and CasVbiasP, these transistors are used to increase the Thevenin equivalent 
impedance by a factor of around 80 (based on the results in chapter Two) specifically 
on node Z and therefore improving the voltage gain of the current conveyor under 
test. As well as transistors M5 to M8 matching in size as explained in Section 4.4.1.1, 
transistors M9 to M12 must also match to provide symmetry in the circuit and to 
allow current to be mirrored from node X to node Z with a unity current gain. 
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4.4.2.2 Simulation Results. 
Using Figure 4-19 the following test circuit was drawn up as shown in Figure 4-17 
below: 
R2 
Figure 4-20: The test bench for the proposed current conveyor (CCII+) using a 
cascode current mirror. 
Figure 4-20 was tested using Eldo spice and the transistor models came from the 
TSMC 0.18 ýtrn design kit [4-11 
The following parameters were used: 
Resistors: RI = R2 = IM2. 
CMOS transistor dimensions: 
NMOS: Width = 20ýtm; Length = 0.4[im; 
PMOS: Width = 40pm; Length = 0.4pm; 
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Stimulus for Figure 4-20 (The test bench): 
Vbias = 0.45V (DC); Ibias = 50gA (DC); 
CasVbiasN = 0.6V (DC); CasVbiasP = I-2V (DC); 
Vsup = 1.8V (DC); 
Vsup = 1.8V (DC); 
Vin = 0.9V (DC); 
Vin = 0.9V (DC); 
For gain testl: 
RI = IKQ; R2 = IKQ 
For gain test2: 
RI = IKQ; R2 = 2Kf2 
Vsup = OV (AC); (For gain tests) 
Vsup = 50mV (AC); (For PSRR test) 
Vin = 50mV (AC); (For gain tests) 
Vin-- OV (AC); (For PSRR test) 
For Power Supply Rejection (PSRR) test: 
RI = IKQ; R2 = IKQ 
The test results looked specifically at the gain and the Power Supply Rejection Ratio 
(PSRR), which are the two main factors when considering the overall design of the 
CCII+. 
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Results from gain testl 
Figure 4-21 below shows the gain of X with respect to Y for the current conveyor 
(CCII+) this should be as close to unity as possible: 
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Figure 4-21: Gain of X with respect to Y for the proposed CCII+ using a cascode 
current mirror. 
The gain testl summary of results: 
Gain from Y to X =1; (peaking at a gain of 1.3 at 1.047GHz). The output gain error 
seen is now negligible but it can be seen that the bandwidth has reduced from that of 
4.365GHz. This is due to the extra capacitance seen on node X due to the extra 
transistors needed for the cascode current mirrors. 
Equivalent Thevenin (r,,,, t) of node X is now negligible. 
CCII+ Gain of oLApLA XWth respect to Y 
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Figure 4-22 shows the gain response of Z with respect to Y with the ideal gain equal 
to unity as RI = IKQ and R2 = lKf2: 
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Figure 4-22: Gain of Z with respect to Y for the proposed CCII+ using a cascode 
current mirror. 
The gain test I summary of results: 
Gain from Y to Z =0.993; (peaking at a gain of 1.6 at 1.047GHz). The gain error 
between node Y and Z is now 0.7%, compared to and error of 2.8% using the CCII+ 
using a simple current mirror a marked improvement. 
Equivalent Thevenin (r,,,, t) of node Z= 141KO. This compares to an 
impedance of 
34.7K 0 from the new simple current mirror current conveyor. 
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Results from gain test2 
Figure 4-23 below shows the gain of X with respect to Y for the current conveyor 
(CCII+) this again should be as close to unity as possible: 
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Figure 4-23: Gain of X with respect to Y for the proposed CCII+ using a cascode 
current mirror. 
The gain test2 summary of results: 
Gain from Y to X =0.992; (peaking at a gain of 1.2 at 1.07GHz). The gain error 
between node Y and Z is now 0.8%, compared to and error of 2.8% using the CCII+ 
using a simple current mirror a marked improvement. 
Equivalent Thevenin (r.,, t) of node X=8Q. This compares to an impedance of 28 fl 
from the new simple current mirror current conveyor. 
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Figure 4-24 shows the gain response of Z with respect to Y with the gain equal to 
R2/R 1, where RI=IKQ and R2 = 2K Q, the gain should equal 2: 
1 
001+ Gain of oLtnLt Zviith rp--, rvmrl tn Y 
Figure 4-24: Gain of Z with respect to Y for the proposed CCII+ using a cascode 
current mirror. 
The gain test2 summary of results: 
Gain from Y to Z=1.985; (peaking at a gain of 2.4 at 741MHz). Giving a voltage 
gain error of 0.75% compared to that of 14.6% using a simple current mirror current 
conveyor in the previous section. 
Equivalent Thevenin (r,, ut) of node Z= 132Kf2. This compares to an impedance of 
11.7K Q from the new simple current mirror current conveyor. 
4-30 
-6' 1111111 
1cp lcý lcý icr id, lo" 101, id, 
Frequercy 
Results from Power Supply Rejection Ratio (PSRR) test 
Figure 4-25 below shows the PSRR for the current conveyor (CCII+) the definition of 
PSRR is 20log(Vout(AC)Nsup(AC)) [4-141, and this aim is to keep this figure as low 
as possible, the power supply rejection was measured on node 'T of the CCII+: 
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Figure 4-25: PSRR for the CMOS implementation of the proposed cascode 
CCII+. 
The PSRR test summary of results: 
PSRR = -51.8dB; rising eventually to -6.9dB at 1.2GHz. 
Again the collapse of PSRR above 1.2GHz is due to the device capacitance linking 
the power supply directly into the signal path. This is seen on virtually all circuits at 
varying frequencies and is unavoidable but is seldom a practical problem. The PSRR 
has improved by around I OdB from that of the simple current mirror as the cascode 
offers a higher output impedance than that of the mirror, which means that any 
voltage change in the power supply will in turn produce a fraction of current change 
seen at the output of the current mirror (follower), compared with that of the simple 
current mirror. 
4-31 
4.4.2.3 Summary of the analysis of the CCII of Figure 4-19. 
From the results shown it can be seen that there is a marked improvement over the 
design shown in Section 4.4.1.1 the simple current mirror version of the proposed 
current conveyor, in the outputs of X and Z with respect to Y. The unity gain required 
between Y and X is very close to unity for the two gain tests and the output of Z worst 
case is 99% of its required value. This is due to the improved output impedance 
shown at node X and Y due to the cascoding of the current follower as explained in 
Chapter Two. So as resistors RI and R2 combine with the parallel impedances seen at 
node X and Y respectively, the approximate impedance seen at node X and Y are 
close to the values of RI and R2. 
The Power Supply Rejection Ratio (PSRR) is also improved by a factor lOdB 
compared with the previous section going to -5 1 dB, this is due to the improvement in 
output impedance compared with that of the simple current mirror this type of mirror 
(as shown in Chapter Two). Also this makes the circuit less prone to changes in power 
supply due to the current sink biasing of the long tailed pair stage. In addition the 
improvement in the figure over the simple current mirror current conveyor is due to 
the increased equivalent impedance, seen between the power supply and node X and 
Y offered by the cascode current mirror architecture. 
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4.4.3 A regulated cascode current mirror CCII 
4.4.3.1 Design. 
Applying Chapters Two and Three Figure 4-26 below shows the new current 
conveyor using a regulated cascode current mirror described in Section 2.4.5 (Chapter 
Two): 
Figure 4-26: The proposed current conveyor (CCII+) using a regulated cascode 
current mirror. 
Referring to Figure 4-12, Figure 4-19 shows the current conveyor (CCII+) which 
works in the same way as Figure 4-12, except transistors M9 to M16 have been 
added. These are the regulated cascode transistors shown in Section 2.4.5, and are 
biased by fixed currents IbiasN and IbiasP, these transistors are used to improve the 
impedance specifically on node Z. Again it is important for current gain of the current 
follower to be equal to unity, that transistors M5 matches with M7, M6 matches with 
M8, MIO matches with M12, M9 matches with M11, M13 matches with M15 and 
M 14 matches with M 16. 
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4.4-3.2 Simulation Results. 
Using Figure 4-26 the following test circuit was drawn up as shown in Figure 4-27 
below: 
R 
Figure 4-27: The test bench for the proposed CCII+ using a regulated cascode 
current mirror. 
Figure 4-27 was tested using Eldo spice and the transistor models came from the 
TSMC 0.18 ýirn design kit [4-11 
The following parameters were used: 
Resistors: RI = R2 = IKQ. 
CMOS transistor dimensions: 
NMOS: Width = 20pm; Length = 0.4ýtrn; 
PMOS: Width = 40ýtm; Length = 0.4pm; 
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Stimulus for Figure 4-27 (The test bench): 
Vbias = 0.45V (DQ; Ibias = 50ýA (DC); 
IbiasN = 50ýA (DC); IbiasP = 50pA (DQ; 
Vsup = 1.8V (DC); Vsup = OV (AC); (For gain tests) 
Vsup = 1.8V (DC); Vsup = 50mV (AC); (For PSRR test) 
Vin = 0.9V (DC); Vin = 50mV (AC); (For gain tests) 
Vin = 0.9V (DC); Vin= OV (AC); (For PSRR test) 
For gain testl: 
R1 = IKQ; R2 = 1Kf2 
For gain test2: 
RI = IKQ; R2 = 2KQ 
For Power Supply Rejection (PSRR) test: 
RI = IKf2; R2 = IKQ 
The test results looked specifically at the gain and the Power Supply Rejection Ratio 
(PSRR), which are the two main factors when considering the overall design of the 
CCII+. 
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Results from gain testl 
Figure 4-28 below shows the gain of X with respect to Y for the current conveyor 
(CCII+) this should be as close to unity as possible: 
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Figure 4-28: Gain of X with respect to Y for the proposed CCII+ using a 
regulated cascode current mirror. 
The gain testl summary of results: 
Gain from Y to X =1; (peaking at a gain of 1.19 at 745MHz). The output gain error 
seen is now negligible but it can be seen that the bandwidth has reduced from that of 
1.047GHz, this is due to the extra capacitance seen on node X due to the extra 
transistors needed for the regulated cascode current mirrors. 
Equivalent Thevenin (r,,,, t) of node X is again is negligible. 
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Figure 4-29 shows the gain of Z with respect to Y with the gain equal to R2/RI, 
where RI = 1KQ and R2 = IKQ, the gain should equal unity: 
Wl+ GEin af oLAPtA ZWth respect to Y 
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Figure 4-29: Gain of Z with respect to Y for the proposed CCII+ using a 
regulated cascode current mirror. 
The gain testl summary of results: 
Gain from Y to Z =0.992; (peaking at a gain of 3.3 at 724MHz). The gain error 
between node Y and Z is now 0.8%, compared to and error of 0.7% using the CCII+ 
using a cascode current mirror this is around the same value. 
Equivalent Thevenin (r,, ut) of node Z= 124KQ. 
This compares to an impedance of 
141 KQ from the new cascode current mirror current conveyor. 
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Results from gain test2 
Figure 4-30 below shows the gain of X with respect to Y for the current conveyor 
(CCII+) this again should be as close to unity as possible: 
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Figure 4-30: Gain of X with respect to Y for the proposed CCII+ using a 
regulated cascode current mirror. 
The gain test2 summary of results: 
Gain from Y to X =0.993; (peaking at a gain 2.4 of at 741MHz). The gain error 
between node Y and Z is now 0.7%, compared to and error of 0.8% using the CCII+ 
using a cascode current mirror the difference is negligable. 
Equivalent Thevenin (r,, ut) of node X=70. 
This compares to an impedance of 80 
from the new cascode current mirror current conveyor. 
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Figure 4-31 shows the gain response of Z with respect to Y with the gain equal to 
R2/R 1, where RI=IKQ and R2 = 2K Q, the gain should equal 2: 
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Figure 4-31: Gain of Z with respect to Y for the proposed CCII+ using a 
regulated cascode current mirror. 
The gain test2 summary of results: 
Gain from Y to Z=1.957; (peaking at a gain of 2.7 at 707MHz). Giving a voltage 
gain error of 1.25% compared to that of 0.75% using a cascode current mirror current 
conveyor in the previous section. 
Equivalent Thevenin of node Z= 45KQ. This compares to an impedance of 
132K Q from the new cascode current mirror current conveyor. 
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Results from Power Supply Rejection Ratio (PSRR) test 
Figure 4-32 below shows the PSRR for the current conveyor (CCII+) the definition of 
PSRR is 20log(Vout(AC)Nsup(AC)) [4-141, and this aim is to keep this figure as low 
as possible, the power supply rejection was measured on node 'T of the CCII+. 
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Figure 4-32: PSRR for the CMOS implementation of the proposed regulated 
cascode CCII+. 
The PSRR test summary of results: 
PSRR = 58.97dB; rising eventually to 5.6dB at 767MHz. 
Again the collapse of PSRR above 767MHz is due to the device capacitance linking 
the power supply directly into the signal path. This is seen on virtually all circuits at 
varying frequencies and is unavoidable but is seldom a practical problem. The PSRR 
has improved by around 8dB from that of the cascode current mirror as the regulated 
cascode offers a higher output impedance than that of the mirror, which again means 
that any voltage change in the power supply will in turn produce a fraction of current 
change seen at the output of the current mirror (follower), compared with that of the 
simple current mirror and cascode current mirror. 
10 
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4.4.3.3 Summary of the analysis of the CCII of Figure 4-26. 
This CCIl+ architecture improves the Power Supply Rejection Ratio (PSRR) from 
that of the cascode CCII+ version shown in Section 4.4.2 by a factor of around 8dB to 
close to 60dB, the overall improvement on the gain is small though gain test2 which 
has an expected gain of two dropped slightly with this design over the cascode CCII+. 
This was probably due the slight change in the operating conditions of the transistors 
being used due to the change in the load on node Z. 
It is also worth noting that for both the cascode and regulated cascode versions of the 
CCII+ power supply head room is a problem due to the fact that the Drain/Source 
voltage (Vds) of the current mirror must be at least a Vt higher than that of a simple 
current mirror to remain in the saturation region and this factor must be taken into 
account when designing the current conveyor using either of these techniques. It 
would be possible to employ folded cascode techniques, however this was not 
explored. 
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4.5 The Proposed CMOS CCII- circuit addition. 
4.5.1 Design Concept 
This section will describe the extra CMOS devices which can take the new CCII+ 
described in Section 4.4 and convert that into a CCII-. This section will use the design 
in Section 4.4.1. (A simple current mirror CCII+) to explain the design process more 
easily, but any type of new conveyor can use this technique as long as the current 
mirrors remain symmetrical as previously explained in Section 4.4. 
The starting point will be the circuit shown in Figure 4-33 below. 
Figure 4-33: The New CCII+ using a simple current mirror. 
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Then taking the bias point Yb' shown in Figure 4-33, simply add the extra 
connections as shown below (Figure 4-34): 
=lfcQ 
Figure 4-34: New CCII - output addition. 
From Figure 4-34 if all transistor dimensions are the same and match those of Figure 
4-33, if Yb' the bias point from Figure 4-33 is taken then a current '2i' is generated 
fro M 10 and MII this is mirrored by M9 to give a current of '2i' through M 13. M 12 
provides a current of 'i' and giving a current of '-i' through Z(+) giving a true CCII- 
output. The only problem is that the Z(-) know has a '-i' DC term now instead of '+i' 
term, so a '2i' DC term needs to be added to the output of Z(+) to compensated for the 
'-i' DC term. Figure 4-35 in the next section shows the addition needed. 
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4.5.2 Solving the DC Bias Problem 
AAA 
Figure 4-35: New CCII - output with added DC bias 
M12 M14 IM 15 
2i(DC) 6 
)C) 
t 
-i + i(DC) 
VDCbias 
M13 
Z(+) 
R3=IKQ 
From Figure 4-3 5 transistors M 14 and M 15 must provide the appropriate current to 
compensate for the DC current taken by M 13, (note that M 14 and M 15 must match 
M 12). Making the current through R3 equal to 'i(DC) - i'. But note that R3 and R2 
must match any mismatch in their values will mean that their output DC values will 
be different. Notice there is an extra VDCbias voltage that is needed this is described 
in subsection 4.5.2.1. 
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4.5.2.1 The VBias Circuit 
To create the necessary and appropriate voltage VDCb, as to maintain the DC currents 
in M 14 and M 15 then VDCbias (Figure 4-3 6) must have the same DC value as Node 
Yb' (Figure 4-34 and Figure 4-35). To do this simply mimic the front end stage and 
take the DC value of the input signal as the input bias voltage into this stage (VinDC). 
As shown in Figure 4-36 below. 
To M14 & M15 
(Figure 4-32) 
Figure 4-36: Vbias Circuit for the DC compensation circuit (Figure 4-35) 
The only problem is another resistor (R4) is needed and this must again match R2 and 
R3. 
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4.6 Review of Results. 
From section 4.1 it could be seen that the original BJT bench mark CCII architecture 
would not work well as the gain of the source follower stage (ftom Y to X). Also it 
did not perform well due to the inherent low values of transconductance (grn) and 
Early voltage (1 /A). 
There are two requirements for a good current conveyor [4-21 a good voltage follower 
with a voltage gain close to unity, and a good current follower with a current gain of 
close to unity, with a CCII+ having an inverse current gain of close to -1. This chapter 
shows that both of these can be achieved by using the architecture shown in Chapter 
Three for the voltage follower and using the different current mirror architectures 
shown in Chapter Two for the current follower part of the CCII. 
From the results in this chapter the best architectures are that of the cascode and 
regulated cascode current mirror current conveyors. Both the gain tests showed gains 
are close to the required ideal gains, and power supply rejection (PSRR) had a much 
improved value much better than the original benchmark CCII [4-21 tested and these 
were close to -60dB. 
The disadvantages of these circuits are the supply overheads needed to keep the 
mirrors in saturation and the extra bias circuitry needed to bias the current mirrors 
correctly, all adding to the transistor count of the circuits. 
This chapter also shows how to turn a CCII+ current conveyor into a CCII- this 
though adds considerable amounts of transistors to the design, but allows the designer 
the flexibility of designing an accurate equivalent CMOS transistor device if needed. 
One of the application areas for the CCII is within a current feedback operational 
amplifier. In Chapter Five the different current conveyors described in this chapter are 
used to build current feedback operational amplifiers, and their relative performances 
evaluated. 
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5.1 Introduction 
There are many applications for the current conveyor such as active filter design, gain 
stages etc. [5-11, [5-21, and the current conveyor can be useful when designlng filters 
for mobile communications due to there inherent wide bandwidths and smaller 
component count compared with typical filter active filter designs using operation 
amplifiers [5-31, [5-41. These applications are well documented so this chapter will not 
deal with them, but what this chapter will concentrate on is applying the current 
conveyor architectures discussed in Chapter Four, to the CFOA [5-51, [5-61, [5-71. The 
CFOA offers better slew rates and bandwidths than their voltage feedback 
counterparts, the conventional operational amplifier. They are also not constrained by 
the gain-bandwidth product that conventional operational amplifiers are, which means 
that they can be used where higher bandwidth is required. 
This Chapter will deal with two best perfonning versions of the new CCII+ described 
in Chapter Four, to build two new types of CFOA: 
1) Using a cascode current mirror CCII+. 
2) Using a regulated cascode current mirror CCII+. 
Each design will be described and the simulation results presented. 
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5.2 The current feedback operational amplifier 
The current feedback operational amplifier has in the past been built using bipolar 
technology [5-81, due to their inherent higher values of trans conductance and Early 
voltage over their CMOS counterparts. Up to now it has been difficult to offer an 
equivalent CFOA in CMOS. 
New versions of CFOAs can now be built using the new current conveyors described 
in Chapter Four using conventional CMOS technology [5-91. This will offer increased 
performance in areas such as bandwidth and PSRR which other CMOS designs 
cannot currently deliver. 
The CFOA consists of a CCII+ connected to a voltage (source) follower output stage 
as shown in Figure 5-1 below [5-81: 
Vin 
Y 
CCII+ 
Weedback 
x 
V 
Figure 5-1: A block diagram of the CFOA. 
From Figure 5-1, the CFOA uses the high impedance Y node of the CCII+ as the 
positive input. The low impedance X node is used as the feedback into the amplifier, 
hence the name current feedback as it is current that is feedback to the inverting input 
and not voltage as is the case for the conventional operational amplifier [5-51. Node Z 
of the CCII+ is connected to the input of a source follower amplifier, thereby 
generating a high open loop voltage gain for the complete amplifier. 
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Figure 5-2 below shows a CFOA setup as a closed loop non inverting amplifier: 
I 
Rg 
Figure 5-2: A CFOA set up as a closed loop non inverting amplifier. 
This non-inverting amplifier has a gain of (Rf+Rg)/Rg, but unlike a conventional 
voltage operational amplifier the CFOA is not limited by a gain-bandwidth product. 
Actually the CFOA closed loop bandwidth is limited by the combination of the 
feedback resistor (Rf) and the equivalent capacitance seen between node Z and ground 
(C,, ), as shown in Equation I (fp being the dominant pole of the amplifier) below [5- 
51. This assumes that the feedback resistor Rf is much larger than the input resistance 
at node X: 
fp -1 (5.1) 27zCoRf 
Therefore this amplifier is capable of a much wider bandwidth than a conventional 
voltage feedback operational amplifier as it is not limited by a gain-bandwidth 
product. As the bandwidth does not depend on Rg and the bandwidth controlled by Rf. 
This chapter will deal with two types of CFOAs based on the current conveyors 
described in Chapter Four. 
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5.2.1 Using a cascode current mirror 
5.2.1.1 Design. 
This amplifier is based on the cascode current mirror conveyor described in Section 
4.4.2 and is shown in Figure 5.3 below: 
CCII+ 
Voltage 
Follower 
Figure 5-3: A CFOA using a cascode current mirror CCII+. 
From Figure 5-3 it can be seen that the transistors MI to M12 make up the cascode 
current mirror current conveyor (CCII+), and the source follower is made up of 
transistor M13 and M14 for the purpose of this simulation, to keep the component 
count down the minimum and reduce the effect on the overall bandwidth that would 
be incurred if a more complex source follower was used. 
The transistor dimensions used in the design were as follows: 
NMOS: Width = 201im; Length = 0.4 /tm; 
PMOS: Width = 40 Itm; Length = 0.4 Itm; 
This circuit simulation results are shown in the next section. 
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5.2.1.2 Simulation. 
The Figure 5-4 shows the test bench used to measure the following parameters 
specified in the tests listed below for the cascode CFOA shown in Figure 5-3. This 
was tested using TMSC 0.18 Itm process models [5-91. 
1. AC small signal gain test. 
a. Rf = 250 0; Rg = 
b. Rf=300Q; Rg= 
c. Rf=5000; Rg= 
d. Rf=500Q; Rg= 
e. Rf = 1KQ; Rg = 
2. AC small signal power,,; 
a. Rf=3000; Rg= 
3. Transient slew rate test. 
2500. 
300 Q. 
500 Q. 
250 Q. 
500 Q. 
upply rejection test. 
= 300 Q. 
a. Rf=3000; Rg=300Q. 
wl) 
Figure 5-4: Test bench for the CFOA using a cascode current mirror. 
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The following test conditions were supplied for each test 
I- AC small signal gain test. 
Vin = 50mV (AC); 1.5V (DC); Vbias = 0.45V (DC); Iblas = 501A (DC); 
CasVbiasN = 0.6V (DC); CasVbiasP = I-2V (DC); Vsupply = 3V; Vcm = 1.5V. 
2. AC small signal power supply rejection test. 
Vin = 50mV (AC); 1.5V (DC); Vbias = 0-45V (DC); Ibias = 50 ItA (DC); 
CasVbiasN = 0.6V (DC); CasVbiasP = 1.2V (DC); Vsupply = 3V. Vcm = 1.5V. 
3. Transient slew rate test. 
Vin =I OOmV pulse with a period of 50ns with a rise fall time of 0.1 ns. 
Vbias = 0.45V (DC); lbias = 50 ItA (DC); CasVbiasN = 0.6V (DC); 
CasVbiasP = 1.2V (DC); Vsupply = 3V. Vcm = 1.5V. 
Results for each simulated test: 
1. AC small signal gain test. 
La Gain test. 
Ideal gain = -1; simulated gain = -0.998; Gain Error = 0.2%. 
simulated bandwidth = 389MHz. 
Lb Gain test. 
Ideal gain = -1; simulated gain = -0.997; Gain Error = 0.3%. 
simulated bandwidth = 167MHz. 
Le Gain test. 
Ideal gain = -1; simulated gain = -0.996; Gain Error = 0.4%. 
simulated bandwidth= 1 OOMHz. 
Ld Gain test. 
Ideal gain = -2; simulated gain =-1 . 992; Gain Error = 0.4%. 
simulated bandwidth = 286MHz. 
Le Gain test. 
Ideal Gain = -2; simulated gain = -1.984; Gain Error = 0.8%. 
simulated bandwidth = 68MHz. 
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2. a AC small signal power supply rejection test. 
Figure 5-5 below shows a graph of the power supply rejection ratio (PSRR) in 
decibels (dB) for the cascode CFOA. 
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Figure 5-5: PSSR for the CMOS implementation of the cascode CFOA. 
The PSRR test summary of results: 
Simulated PSSR = -45.72dB; Rising eventually to -7.6dB at 1.3GHz. 
3. a Transient slew rate test. 
Simulated slew rate (Rising edge) 8.2KV/As. 
Simulated slew rate (Falling edge) 922V/ /ts. 
The difference in the rising and falling edge slew rates is due to the fact that the 
current conveyor PMOS devices are driving the NMOS source follower to turn it on 
and PMOS source follower to turn it off. As the PMOS devices have a much lower 
surface mobility than the NMOS devices it will take longer to drive using a PMOS 
device than an NMOS device. This in turn gives the differences seen in slew rates [5- 
101. 
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5.2.2 Using a regulated cascode current mirror 
5.2.2.1 Design. 
This CFOA is based on the CCII+ that uses a regulated cascode current mirror 
described in Section 4.4.3 and is shown in Figure 5-6 below: 
Figure 5-6: A CFOA using a regulated cascode current mirror. 
From Figure 5-6 it can be seen that the transistors MI to M12 make up the cascode 
current mirror current conveyor (CCII+), and the source follower is made up of 
transistor M 13 and M 14. 
The transistor dimensions used in the design were as follows: 
NMOS: Width = 201im; Length = 0.4 ttm; 
PMOS: Width = 40 /im; Length = 0.4 /tm; 
This circuit simulation results are shown in the next section. 
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Voltage CCII+ 
Follower 
5.2.2.2 Simulation. 
The Figure 5-7 shows the test bench used to measure the following parameters 
specified in the tests listed below for the cascode CFOA shown in Figure 5-6. This 
was tested using TMSC 0.18 Itm process models [5-91. 
1. AC small signal gain test.. 
a. Rf = 250 0; Rg = 250 Q. 
Rf=300Q; Rg=300Q. 
Rf = 500 0; Rg = 500 Q. 
Rf=500Q; Rg=250Q. 
e. Rf = IKQ; Rg = 500Q. 
2. AC small signal power supply rejection test. 
f Rf=30Of2; Rg=300n. 
4. Transient slew rate test 
b. Rf=300Q; Rg=300Q. 
Figure 5-7: Test bench for the CFOA using a regulated cascode current mirror. 
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The following test conditions were supplied for each test 
I- AC small signal gain test. 
Vin = 50mV (AC); 1.5V (DC); Vbias = 0.45V (DC); Ibias = 50 IA (DC); 
lbiasN = 50 AA (DC); IbiasP == 50 ItA (DC); Vsupply = 3V. Vcm = 1.5V. 
2. AC small signal power supply rejection test. 
Vin = 50mV (AC); 1.5V (DC); Vbias = 0.45V (DC); Ibias = 50 ftA (DC); 
lbiasN = 50 AA (DC); lbiasP = 50 ItA (DC); Vsupply = 3V. Vcm = I. 5V. 
3. Transient slew rate test. 
Vin =I OOmV pulse with a period of 5 Ons with a rise fall time of 0. Ins. 
Vbias = 0.45V (DC); lbias = 50 [tA (DC); lbiasN = 50 ItA (DC); 
lbiasP = 50 ItA (DC); Vsupply = 3V. Vcm = 1.5V 
Results for each simulated test: 
1. AC small signal gain test. 
La Gain test. 
IdealGain=-l; Measured Gain= -0.12; Gain Error= 88%. 
Measured Bandwidth =I OOMHz. 
(Gain Collapsed due to low feedback resistance). 
Lb Gain test. 
IdealGain=-I; Measured Gain= -0.999; Gain Error= 0.1%. 
Measured Bandwidth = 120MHz. 
LC Gain test. 
IdealGain=-I; Measured Gain= -0.949; Gain Error= 5.1%. 
Measured Bandwidth =I OOMHz. 
Ld Gain test. 
Ideal Gain = -2; Measured Gain = -1.99; Gain Error = 0.5%. 
Measured Bandwidth = 234MHz. 
Le) Gain test. 
IdealGain=-2; Measured Gain= -1-962; Gain Error= 1.9%. 
Measured Bandwidt4 = 60MHz. 
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2. a AC small signal power supply rejection test.. 
Figure 5-8 below shows a graph of the power supply rejection ratio (PSRR) in 
decibels (dB) for the regulated cascode CFOA. 
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Figure 5-8: PSSR for the CMOS implementation of the regulated cascode CFOA. 
The PSRR test summary of results: 
Simulated PSSR = -52.9dB; Rising eventually to -16dB at 136MHz. 
3. a Transient slew rate test. 
Simulated slew rate (Rising edge) 1.5KV/Its. 
Simulated slew rate (Falling edge) 1.1 KV/As. 
Again the difference in slew rates is due to the fact that the current conveyor PMOS 
devices are driving the NMOS source follower to turn it on and PMOS source 
follower to turn it off. As the PMOS devices have a much lower surface mobility than 
the NMOS devices it will take longer to drive using a PMOS device than an NMOS 
device. This in turn gives the differences seen in slew rates [5-101. 
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5.3 Summary of Results. 
This chapter introduces the new type of CFOA built up using the two best performing 
new current c onveyors described in Chapter Four [5-5], [5-81, the cascode and 
regulated cascode CCII+. Overall the output gain for the cascode CFOA show gain 
errors of less than I%. The regulated cascode CFOA showed larger errors for some of 
the gain tests. This was due to the feedback collapsing as there was not enough 
current drive to maintain the feedback through the feedback resistor (R) which this 
design was not capable of delivering. This could be easily fixed if this design was 
optimized. 
It was shown that the cascode and regulated cascode CFOAs had similar bandwidths, 
which meant that the equivalent capacitance seen on node Z was similar in value for 
both types of CFOA. The only anomaly in the results was when using the 250 Q 
resistors for the unity gain test. This was due to the regulated cascode CFOA voltage 
gain collapsing, caused by the reduced current drive of the CFOA. This would have 
the effect of reducing the bandwidth of the CFOA as the current driving into the 
equivalent capacitor seen on node Z was dramatically reduced. It can be also seen that 
the bandwidth of the amplifier is also affected by the size of the feedback resistor as 
per Equation 5.1, so as the resistance of the feedback resistor increases the bandwidth 
drops. It is also noted that the bandwidth is not proportional to the size increase of the 
feedback resistor. This is due to the fact that the output resistance of the amplifier 
combines with the feedback resistor (Rf) [5-51. 
The CFOAs offered a good level of PSRR, due to the internal voltage feedback of the 
voltage follower in the new current conveyors as explained in Chapter Three. The 
cascode CFOA had a PSRR 46dB, but the best was the regulated cascode design with 
a PSRR figure of 53dB because of its better immunity to power supply noise as 
explained in Chapter Two. These figures can be improved on by optimizing the 
design. 
The slew rate had faster rise times than fall times for both the CFOAs. this is due to 
the fact that the architectures use a PMOS driver on the output of the current conveyor 
CCII+ which in turn drives the voltage follower. As the surface mobility is a lot 
smaller than that of an NMOS device, the current drive into the follower is worse 
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when the PMOS is driving. The regulated cascode CFOA offered the best 
symmetrical rise and fall time around 1.1-1.5KV/tts. 
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CHAPTER 6 
Conclusions 
The current conveyor can be used in many applications from low frequency as LED 
or backlight drivers for mobile phones, television etc. where it is important to 
maintain a fixed current through diodes to prevent them from blowing, to high 
frequency applications where the current conveyors can be used in mixers for up and 
down converters in anything from radios to mobile phones. 
The aim of this thesis was to develop a new type of CMOS current conveyor which 
could offer improvements in, (i) voltage gain by reducing the gain losses of the 
voltage follower stage and making the voltage gain as independent as possible of 
output load, (ii) current gain accuracy by looking at ways of increasing the output 
impedance, and (iii) improvements in PSRR. These would be compared to other 
CMOS architectures [6-1], [6-2], [6-3]. The thesis is aimed at CMOS type current 
conveyors, because the CMOS process technologies are more readily available than 
the BJT equivalents, due to their cost performance and popularity in today's 
semiconductor industry [6-41. 
The thesis approaches the current conveyor by dividing it up into its constituent 
blocks, the current follower which is dealt with in Chapter Two, and the voltage 
follower which is looked at in Chapter Three. The results from Chapters Two and 
Three are then combined to build several version of the new current conveyor in 
Chapter Four. Chapter Five looks at build a new current feedback operational 
amplifier from these new types of current conveyor. 
Looking in more detail Chapter Two shows how by using analysis and simulation 
methods different techniques can increase the output impedance of the current 
followers (mirrors), and therefore reducing the PSRR of the current follower stage. 
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The analysis was divided into two areas. The first was to look at the behavioural 
differences in the output impedance between using CMOS and BJT transistors in 
current mirrors using an analytical approach, and highlighted the advantages and 
disadvantages of using CMOS devices over that of BJTs. This meant that a new 
generic low frequency small signal model had to be produced to work with both types 
of transistors. The second area of this chapter dealt with simulating the current mirrors 
using CMOS transistors from the TSMC 0.1 81tm process. From both the analysis and 
simulations it was found that the best types of current followers were the cascode 
types, which offered the higher values of output impedance, especially the regulated 
cascode which had the highest of the impedances 1000 times greater than that of a 
simple current mirror. It was also shown that the Wilson type of current follower 
(mirror) had problems mirroring current with smaller gate length CMOS devices. This 
was due to the fact that a Wilson mirror like any other mirror does not copy the 
current through the drain source resistance component of the transistor. The Wilson 
current mirror does not have equal drain source voltages across its input and output 
transistors, so current is inevitably lost through the input drain source resistance due 
to the voltage differences. This can be a significant percentage for the smaller gate 
length devices, as the channel modulation effect is higher and so the drain source 
resistance tends to be lower. It was found that the improved Wilson mirror offered a 
more balance approach, so that the voltages across the drain source of the input and 
output transistors were more closely matched and therefore the current gain was 
closer to the desired value of unity. 
Chapter Three reviewed several types of voltage followers used in CMOS current 
conveyors. It also looks at the effects of transistor dimensions on gain and bandwidth. 
It was found that the simple source follower could not be used due to its poor value of 
voltage gain. This is due to the low value of transconductance that CMOS devices 
offer over that of their BJT equivalents, which means that large geometry transistors 
would have to be used to compensate for this. Overall this would have the effect of 
reducing the bandwidth as the size increase would affect the capacitance at the gate 
source of the device. The simulations also highlighted the effects of voltage gain due 
to the presence of the CMOS transistors source resistance, which reduced the overall 
gain of the voltage follower. The chapter dealt with the extraction of the source 
resistance and found it to be around 300-3500. It was also noted that the standard 
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process design kit used from TSMC [6-51 did not take into account the drain source 
areas of the transistor, and therefore the drain source resistance defaulted to the 
maximum value based on the smallest transistor of the design kit, these parameters 
need to be added into future design kits to prevent this from happening again. Other 
designs were also reviewed, including a class AB complementary follower and a 
balanced two stage voltage follower. But overall it was found that the best design was 
the two stage un-buffered amplifier with unity feedback and gain which offered the 
best combination of PSSR, gain and bandwidth. 
There are two basic elements to a good current conveyor a low output impedance 
stage voltage follower discussed in Chapter Two, and a high output impedance 
current follower discussed in Chapter Three. These two elements are combined in 
Chapter Four to present several types of new current conveyors. The best overall 
option for the voltage follower was found to be a two stage un-buffered amplifier with 
unity feedback. This solution has the advantage of offering a larger bandwidth than 
that of an OTA voltage follower type current conveyor, as it is not limited by the 
compensation capacitor of the OTA, but unlike other CMOS current conveyor 
architectures it also offers the same PSRR of the OTA type current conveyor. The 
new current conveyors performance was measured against a benchmark version of the 
current conveyor which was a simplified version of the more popular bipolar design. 
It was found that all the new current conveyors performed better than the benchmark 
version of the current conveyor both in gain accuracy and PSRR. It was also found 
that the best conveyors were using the cascode type current mirrors as these had the 
least overall voltage gain errors and the best PSRR figures. This was due to the 
inherent high output impedance values that they offered compared to that of a simple 
current mirror, the disadvantage of these devices is the extra power supply headroom 
needed to operate them. It was also noted that the regulated cascode current conveyor 
offered the best PSRR a figure of around 59dB, while the cascode current conveyor 
offered the better bandwidth option of the two cascode current conveyor solutions. 
Chapter 5 uses the two best performing current conveyors from Chapter 4, the new 
cascode current conveyor, and the new regulated cascode current conveyor to build 
two new CFOAs. These designs were simulated and the results compared. It was 
found that the CFOA with the cascode type current conveyor offered the best type of 
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voltage gain simulated accuracy with less than 1% error. The regulated cascode type 
CFOA suffered from a lack of current drive which caused the feedback to collapse 
during the unity gain test using resistor values of 250 Q, optimising the design would 
remedy this problem. It was found that the cascode type CFOA also had the greater 
bandwidth that of up to 40OMHz. The regulated cascode offered the better PSRR that 
of -53dB compared to that of -46dB of the cascode type CFOA, this shows that the 
regulated CFOA has a higher immunity to the power supply due to its higher output 
impedance over the cascode type CFOA. 
Overall it was found that the best type of current conveyor was one that was built with 
an un-buffered amplifier voltage follower stage, and a cascode type current follower 
stage, as this offered the best voltage gain and PSSR characteristics. 
6.1 Further work 
Most of the work of this thesis was to look at the architectures of the existing current 
conveyors and highlighted improvements for CMOS type devices using existing 
processes in this case the TSMC 0.18um process [6-41. Further work can be done on 
looking at ways of improving the efficiency of these current conveyors by reducing 
the current consumption especially under DC bias conditions. 
This thesis briefly looked at the CMOS current feedback operational amplifiers and 
this is a definite area for further research, looking at other architectures, the initial 
work shows a good PSSR and good overall gain bandwidth figures are initially 
around 40OMHz for the cascode version. This can be improved dramatically with 
more work. 
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